ADL5502 datasheet(5/28 Pages) AD

5 / 28 page

ADL5502

Rev. A | Page 5 of 28

Parameter

Test Conditions

Min

Typ

Max

Unit

VRMS OUTPUT

Pin VRMS

Maximum Output Voltage

VS = 3.0 V, RLOAD ≥ 10 kΩ

2.4

Output Offset

No signal at RFIN

100

Pulse Response Time

10 dB step, 10% to 90% of settling level, no filter

capacitor

μs

Available Output Current

PEAK OUTPUT

Pin PEAK

Maximum Output Voltage

VS = 3.0 V, RLOAD ≥ 10 kΩ

1.5

Output Offset

No signal at RFIN

100

Available Output Current

Envelope Modulation Bandwidth

MHz

Peak Hold Time

1% voltage drop from last peak, CNTL = high

600

μs

CONTROL INTERFACE

Logic Level to Track Envelope, High

2.5 V ≤ VS ≤ 3.3 V, −40°C < TA < +85°C

1.8

VPOS

Input Current when High

2.5 V at CNTL, –40°C ≤ TA ≤ +85°C

0.05

0.1

μA

Logic Level for Peak Hold Condition, Low

2.5 V ≤ VS ≤ 3.3 V, −40°C < TA < +85°C

−0.5

+0.5

Enable Time

0 dBm at RFIN, CNTL held high for >1 μs

<0.1

μs

ENABLE INTERFACE

Pin ENBL

Logic Level to Enable Power, High Condition

2.5 V ≤ VS ≤ 3.3 V, −40°C < TA < +85°C

1.8

VPOS

Input Current when High

2.5 V at ENBL, –40°C ≤ TA ≤ +85°C

0.05

0.1

μA

Logic Level to Disable Power, Low Condition

2.5 V ≤ VS ≤ 3.3 V, −40°C < TA < +85°C

−0.5

+0.5

Power-Up Response Time4

CFLTR = open, 0 dBm at RFIN

μs

CFLTR = 10 nF, 0 dBm at RFIN

μs

POWER SUPPLIES

Operating Range

−40°C < TA < +85°C

2.5

3.3

Quiescent Current

No signal at RFIN,5 ENBL high input condition

3.0

Disable Current6

ENBL input low condition, CNTL in high condition

μA

1 Error referred to delta from 25°C response, see Figure 10, Figure 11, and Figure 12 for VRMS and Figure 16, Figure 17, and Figure 18 for PEAK.

2 Error referred to best-fit line at 25°C, see Figure 13, Figure 14, and Figure 15 for VRMS and Figure 19, Figure 20, and Figure 21 for PEAK.

3 Calculated using linear regression.

4 The response time is measured from 10% to 90% of settling level, see Figure 41, Figure 42, and Figure 43.

5 Supply current is input level dependant, see Figure 37.

6 Guaranteed but not tested; limits are specified at six sigma levels.

ADL5502 Datasheet(PDF) 5 Page - Analog Devices

ADL5502 Datasheet(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL