Electronic Components Datasheet Search
  English  ▼

X  

AM3359 Datasheet(PDF) 134 Page - Texas Instruments

Click here to check the latest version.
Part # AM3359
Description  AM335x ARM짰 Cortex??A8 Microprocessors (MPUs)
PDF  195 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM3359 Datasheet(HTML) 134 Page - Texas Instruments

Back Button AM3359 Datasheet HTML 130Page - Texas Instruments AM3359 Datasheet HTML 131Page - Texas Instruments AM3359 Datasheet HTML 132Page - Texas Instruments AM3359 Datasheet HTML 133Page - Texas Instruments AM3359 Datasheet HTML 134Page - Texas Instruments AM3359 Datasheet HTML 135Page - Texas Instruments AM3359 Datasheet HTML 136Page - Texas Instruments AM3359 Datasheet HTML 137Page - Texas Instruments AM3359 Datasheet HTML 138Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 195 page
background image
AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
SPRS717B
– OCTOBER 2011 – REVISED JANUARY 2012
www.ti.com
5.4.2.1.2.2 Compatible JEDEC LPDDR Devices
Table 5-25 shows the parameters of the JEDEC LPDDR devices that are compatible with this interface.
Generally, the LPDDR interface is compatible with x16 LPDDR400 speed grade LPDDR devices.
Table 5-25. Compatible JEDEC LPDDR Devices (Per Interface)(1)
NO.
PARAMETER
MIN
MAX
UNIT
1
JEDEC LPDDR device speed grade
LPDDR400
2
JEDEC LPDDR device bit width
x16
x16
Bits
3
JEDEC LPDDR device count
1
Devices
4
JEDEC LPDDR device terminal count
60
Terminals
(1) If the LPDDR interface is operated with a clock frequency less than 200 MHz, lower-speed grade LPDDR devices may be used if the
minimum clock period specified for the LPDDR device is less than or equal to the minimum clock period selected for the AM335x
LPDDR interface.
5.4.2.1.2.3 PCB Stackup
The minimum stackup required for routing the AM335x device is a four-layer stackup as shown in
Table 5-26. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance
signal integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint.
Table 5-26. Minimum PCB Stackup(1)
LAYER
TYPE
DESCRIPTION
1
Signal
Top signal routing
2
Plane
Ground
3
Plane
Split Power Plane
4
Signal
Bottom signal routing
(1)
All signals that have critical signal integrity requirements should be
routed first on layer 1. It may not be possible to route all of these
signals on layer 1 which requires some to be routed on layer 4.
When this is done, the signal routes on layer 4 should not cross
splits in the power plane.
134
Peripheral Information and Timings
Copyright
© 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com