LPC81XM datasheet(49/67 Pages) NXP

49 / 67 page

LPC81xM

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.0 — 7 November 2012

49 of 67

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

11.8 USART interface

The maximum USART bit rate is 1.875 Mbit/s in asynchronous mode and 30 Mbit/s in

synchronous mode slave and master mode.

Remark: USART functions can be assigned to all digital pins. The characteristics are valid

for all digital pins except the open-drain pins PIO0_10 and PIO0_11.

Pin names SCK, MISO, and MOSI refer to pins for both SPI peripherals, SPI0 and SPI1.

Fig 29. SPI slave timing in SPI mode

6&.&32/

026,

0,62

7F\FON

WFON+

WFON/

W'6

W'+

WY4

'$7$ 9$/,'

WK4

6&.&32/

'$7$ 9$/,'

026,

0,62

W'6

W'+

WY4

'$7$ 9$/,'

WK4

'$7$ 9$/,'

&3+$

DDD

Table 19.

Dynamic characteristics: USART interface in synchronous master mode

Tamb = 40 C to 85 C; 1.8 V  VDD  3.6 V; CL = <tbd> pF. Simulated values.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Tcy(clk)

clock cycle time

on pins Ux_SCLK

<tbd>

s

output

tv(Q)

data output valid time

on pin Ux_TXD

<tbd>

LPC81XM Datasheet(PDF) 49 Page - NXP Semiconductors

LPC81XM Datasheet(HTML) 49 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL