LPC81XM datasheet(8/67 Pages) NXP

8 / 67 page

LPC81xM

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.0 — 7 November 2012

8 of 67

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

[1]

Pin state at reset for default function: I = Input; AI = Analog Input; O = Output; PU = internal pull-up enabled (pins pulled up to full VDD

level ); IA = inactive, no pull-up/down enabled.

[2]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis; includes

high-current output driver.

[3]

True open-drain pin. I2C-bus pins compliant with the I2C-bus specification for I2C standard mode, I2C Fast-mode, and I2C Fast-mode

Plus. Do not use this pad for high-speed applications such as SPI or USART.

PIO0_4/WAKEUP/

TRST

[6] I/O

I; PU

PIO0_4 — General purpose digital input/output pin.

In ISP mode, this is the USART0 transmit pin U0_TXD.

In boundary scan mode: TRST (Test Reset).

This pin triggers a wake-up from Deep power-down mode. If you

need to wake up from Deep power-down mode via an external

pin, do not assign any movable function to this pin. Pull this pin

HIGH externally to enter Deep power-down mode. Pull this pin

LOW to exit Deep power-down mode. A LOW-going pulse as

short as 50 ns wakes up the part.

RESET/PIO0_5

[4] I/O

I; PU

RESET — External reset input: A LOW-going pulse as short as

50 ns on this pin resets the device, causing I/O ports and

peripherals to take on their default states, and processor

execution to begin at address 0.

I-

PIO0_5 — General purpose digital input/output pin.

PIO0_6/VDDCMP

[9] I/O

I; PU

PIO0_6 — General purpose digital input/output pin.

VDDCMP — Alternate reference voltage for the analog

comparator.

PIO0_7

[2] I/O

I; PU

PIO0_7 — General purpose digital input/output pin.

PIO0_8/XTALIN

[8] I/O

I; PU

PIO0_8 — General purpose digital input/output pin.

I-

XTALIN — Input to the oscillator circuit and internal clock

generator circuits. Input voltage must not exceed 1.95 V.

PIO0_9/XTALOUT

[8] I/O

I; PU

PIO0_9 — General purpose digital input/output pin.

O-

XTALOUT — Output from the oscillator circuit.

PIO0_10

[3] IIA

PIO0_10 — General purpose digital input/output pin. Assign I2C

functions to this pin when true open-drain pins are needed for a

signal compliant with the full I2C specification.

PIO0_11

[3] IIA

PIO0_11 — General purpose digital input/output pin. Assign I2C

functions to this pin when true open-drain pins are needed for a

signal compliant with the full I2C specification.

PIO0_12

[2] I/O

I; PU

PIO0_12 — General purpose digital input/output pin.

PIO0_13

[2] I/O

I; PU

PIO0_13 — General purpose digital input/output pin.

PIO0_14

[7] I/O

I; PU

PIO0_14 — General purpose digital input/output pin.

PIO0_15

[7] I/O

I; PU

PIO0_15 — General purpose digital input/output pin.

PIO0_16

[7] I/O

I; PU

PIO0_16 — General purpose digital input/output pin.

PIO0_17

[7] I/O

I; PU

PIO0_17 — General purpose digital input/output pin.

VDD

3.3 V supply voltage.

VSS

Ground.

Table 3.

Pin description table (fixed pins)

Symbol

Type Reset

state

[1]

Description

LPC81XM Datasheet(PDF) 8 Page - NXP Semiconductors

LPC81XM Datasheet(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL