LPC81XM datasheet(13/67 Pages) NXP

13 / 67 page

LPC81xM

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.0 — 7 November 2012

13 of 67

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

7.8 I/O configuration

The IOCON block controls the configuration of the I/O pins. Each digital or mixed

digital/analog pin with the PIO0_n designator (except the true open-drain pins PIO0_10

and PIO0_11) in Table 3 can be configured as follows:

• Enable or disable the weak internal pull-up and pull-down resistors.

• Select a pseudo open-drain mode. The input cannot be pulled up above VDD.

Fig 6.

LPC81xM Memory map

$3%SHULSKHUDOV

[

::'7

057

VHOIZDNHXSWLPHU

308

UHVHUYHG

DQDORJFRPSDUDWRU

UHVHUYHG

[

UHVHUYHG

[

[)))

[

[))))))))

UHVHUYHG

[

$3%SHULSKHUDOV

[

&5&

6&7

*3,2

SLQLQWHUUXSWVSDWWHUQPDWFK

[

N%65$0/3&

[

N%65$0/3&

[

N%65$0/3&

[

N%07%

/3&[0

[

N%RQFKLSIODVK/3&

N%ERRW520

[

DFWLYHLQWHUUXSWYHFWRUV

DDD

UHVHUYHG

IODVKFRQWUROOHU

63,

VZLWFKPDWUL[

,2&21

6<6&21

[

63,

86$57

[

86$57

[

[(

SULYDWHSHULSKHUDOEXV

UHVHUYHG

LPC81XM Datasheet(PDF) 13 Page - NXP Semiconductors

LPC81XM Datasheet(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL