 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
WM8352 Datasheet(PDF) 37 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8352 Datasheet(HTML) 37 Page - Wolfson Microelectronics plc |
|
|
37 / 336 page  Production Data WM8352 w PD, February 2011, Rev 4.4 37 CSB input (GPIO7) SCLK (input) SDATA (input) tCSU tCHO tSCH tSCL tSCY tDHO tDSU Figure 21 Control Interface Timing - 4-wire Control Mode (Write Cycle) CSB input (GPIO7) SCLK (input) SDOUT output (GPIO6) tDL Figure 22 Control Interface Timing - 4-wire Control Mode (Read Cycle) Test Conditions DBVDD = 3.3V, DGND = 0V, TA = +25 oC, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT CSB falling edge to SCLK rising edge tCSU 40 ns SCLK rising edge to CSB rising edge tCHO 10 ns SCLK pulse cycle time tSCY 200 ns SCLK pulse width low tSCL 80 ns SCLK pulse width high tSCH 80 ns SDATA to SCLK set-up time tDSU 40 ns SDATA to SCLK hold time tDHO 10 ns Pulse width of spikes that will be suppressed tps 0 5 ns SCLK falling edge to SDOUT transition tDL 40 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
