Electronic Components Datasheet Search
  English  ▼

X  

WM8352 Datasheet(PDF) 52 Page - Wolfson Microelectronics plc

Part # WM8352
Description  Wolfson AudioPlus™ Stereo CODEC with Power Management
PDF  336 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8352 Datasheet(HTML) 52 Page - Wolfson Microelectronics plc

Back Button WM8352 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 51Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 52Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 53Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 54Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 55Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 56Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 336 page
background image
WM8352
Production Data
w
PD, February 2011, Rev 4.4
52
12.3.3
BCLK CONTROL
In Master Mode, BCLK is derived from SYSCLK via a programmable division set by BCLK_DIV, as
described in Table 11. BCLK_DIV must be set to an appropriate value to ensure that there are
sufficient BCLK cycles to transfer the complete data words from the ADCs and to the DACs. When
the GPIO8 pin is used to provide ADCBCLK in Master mode, the clock rate on this pin is also
controlled by BCLK_DIV.
In Slave Mode, BCLK is generated externally and appears as an input to the CODEC. The host
device must provide sufficient BCLK cycles to transfer complete data words to the ADCs and DACs.
Note that, although the ADC and DAC can run at different sample rates, they share the same bit
clock BCLK in Master Mode. In the case where different ADC / DAC sample rates are used, the
BCLK frequency should be set according to the higher of the ADC / DAC bit rates. When the GPIO8
pin is used to provide ADCBCLK, and either the ADC or DAC is in Slave mode, then this restriction
does not apply.
Master/Slave operation for BCLK is controlled by the BCLK_MSTR register field.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R40 (28h)
Clock Control
1
7:4
BCLK_DIV [3:0]
0000
Sets BCLK rate for Master mode
0000 = SYSCLK
0001 = SYSCLK / 1.5
0010 = SYSCLK / 2
0011 = SYSCLK / 3
0100 = SYSCLK / 4
0101 = SYSCLK / 5.5
0101 = SYSCLK / 6
0111 = SYSCLK / 8
1000 = SYSCLK / 11
1001 = SYSCLK / 12
1010 = SYSCLK / 16
1011 = SYSCLK / 22
1100 = SYSCLK / 24
1101 = SYSCLK / 32
1110 = SYSCLK / 32
1111 = SYSCLK / 32
R115 (73h)
Audio I/F
DAC Control
14
BCLK_MSTR
0
Enables the Audio Interface BCLK
generation and enables the BCLK
pin for Master mode
0 = BCLK Slave Mode
1 = BCLK Master Mode
Table 11 BCLK Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com