AD73322LAST datasheet(18/40 Pages) AD

18 / 40 page

REV. 0

AD73322L

–18–

Table XIII. Control Register A Description

CONTROL REGISTER A

6543210

Bit

Name

Description

DATA/

PGM

Operating Mode (0 = Program; 1 = Data Mode)

Mixed Mode (0 = Off; 1 = Enabled)

DLB

Digital Loop-Back Mode (0 = Off; 1 = Enabled)

SLB

SPORT Loop-Back Mode (0 = Off; 1 = Enabled)

DC0

Device Count (Bit 0)

DC1

Device Count (Bit 1)

DC2

Device Count (Bit 2)

RESET

Software Reset (0 = Off; 1 = Initiates Reset)

Table XIV. Control Register B Description

CONTROL REGISTER B

76543210

—

Bit

Name

Description

DIR0

Decimation/Interpolation Rate (Bit 0)

DIR1

Decimation/Interpolation Rate (Bit 1)

SCD0

Serial Clock Divider (Bit 0)

SCD1

Serial Clock Divider (Bit 1)

MCD0

Master Clock Divider (Bit 0)

MCD1

Master Clock Divider (Bit 1)

MCD2

Master Clock Divider (Bit 2)

CEE

Control Echo Enable (0 = Off; 1 = Enabled)

Table XV. Control Register C Description

CONTROL REGISTER C

76543210

Bit

Name

Description

Power-Up Device (0 = Power-Down; 1 = Power On)

PUAGT

Analog Gain Tap Power (0 = Power-Down; 1 = Power On)

PUIA

Input Amplifier Power (0 = Power-Down; 1 = Power On)

PUADC

ADC Power (0 = Power-Down; 1 = Power On)

PUDAC

DAC Power (0 = Power-Down; 1 = Power On)

PUREF

REF Power (0 = Power-Down; 1 = Power On)

REFOUT Use (0 = Disable REFOUT; 1 = Enable REFOUT)

—

Reserved, must be programmed to 0.

AD73322LAST Datasheet(PDF) 18 Page - Analog Devices

AD73322LAST Datasheet(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL