Electronic Components Datasheet Search
  English  ▼

X  

AM3359 Datasheet(PDF) 157 Page - Texas Instruments

Click here to check the latest version.
Part # AM3359
Description  Sitara??AM335x ARM짰 Cortex??A8 Microprocessors (MPUs)
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM3359 Datasheet(HTML) 157 Page - Texas Instruments

Back Button AM3359 Datasheet HTML 153Page - Texas Instruments AM3359 Datasheet HTML 154Page - Texas Instruments AM3359 Datasheet HTML 155Page - Texas Instruments AM3359 Datasheet HTML 156Page - Texas Instruments AM3359 Datasheet HTML 157Page - Texas Instruments AM3359 Datasheet HTML 158Page - Texas Instruments AM3359 Datasheet HTML 159Page - Texas Instruments AM3359 Datasheet HTML 160Page - Texas Instruments AM3359 Datasheet HTML 161Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 236 page
background image
AM335x
A1
DQ[0]
DQ[1]
AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
www.ti.com
SPRS717F – OCTOBER 2011 – REVISED APRIL 2013
Figure 5-37 shows the topology and routing for the DQS[x] and DQ[x] net classes; the routes are point to
point. Skew matching across bytes is not needed nor recommended.
Figure 5-37. DQS[x] and DQ[x] Routing and Topology
Table 5-42. DQS[x] and DQ[x] Routing Specification(1)
NO.
PARAMETER
MIN
TYP
MAX
UNIT
1
Center-to-center DQS[x] spacing
2w
2
Center-to-center DDR_DQS[x] to other LPDDR trace spacing(2)
4w
3
DQS[x] and DQ[x] nominal trace length(3)
DQLM-50
DQLM
DQLM+50
mils
4
DQ[x]-to-DQS[x] skew length mismatch(3)
100
mils
5
DQ[x]-to-DQ[x] skew length mismatch(3)
100
mils
6
Center-to-center DQ[x] to other LPDDR trace spacing(2)(4)
4w
7
Center-to-center DQ[x] to other DQ[x] trace spacing(2)(5)
3w
(1) DQS[x] represents the DQS0 and DQS1 clock net classes, and DQ[x] represents the DQ0 and DQ1 signal net classes.
(2) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing
congestion.
(3) There is no requirement for skew matching between data bytes; that is, from net classes DQS0 and DQ0 to net classes DQS1 and DQ1.
(4) Signals from one DQ net class should be considered other LPDDR traces to another DQ net class.
(5) DQLM is the longest Manhattan distance of each of the DQS[x] and DQ[x] net classes.
Copyright © 2011–2013, Texas Instruments Incorporated
Peripheral Information and Timings
157
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com