| Electronic Components Datasheet Search |
|
AM3359 Datasheet(PDF) 161 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3359 Datasheet(HTML) 161 Page - Texas Instruments |
|
161 / 236 page ![]() AM3359, AM3358, AM3357 AM3356, AM3354, AM3352 www.ti.com SPRS717F – OCTOBER 2011 – REVISED APRIL 2013 5.6.2.2.2.2 Compatible JEDEC DDR2 Devices Table 5-44 shows the parameters of the JEDEC DDR2 devices that are compatible with this interface. Generally, the DDR2 interface is compatible with x16 or x8 DDR2-533 speed grade DDR2 devices. Table 5-44. Compatible JEDEC DDR2 Devices (Per Interface)(1) NO. PARAMETER MIN MAX UNIT 1 JEDEC DDR2 device speed grade(2) DDR2-533 2 JEDEC DDR2 device bit width x8 x16 Bits 3 JEDEC DDR2 device count 1 2 Devices 4 JEDEC DDR2 device terminal count(3) 60 84 Terminals (1) If the DDR2 interface is operated with a clock frequency less than 266 MHz, lower-speed grade DDR2 devices may be used if the minimum clock period specified for the DDR2 device is less than or equal to the minimum clock period selected for the AM335x DDR2 interface. (2) Higher DDR2 speed grades are supported due to inherent JEDEC DDR2 backwards compatibility. (3) 92-terminal devices are also supported for legacy reasons. New designs will migrate to 84-terminal DDR2 devices. Electrically, the 92- and 84-terminal DDR2 devices are the same. 5.6.2.2.2.3 PCB Stackup The minimum stackup required for routing the AM335x device is a four-layer stackup as shown in Table 5- 45. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance signal integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint. Table 5-45. Minimum PCB Stackup(1) LAYER TYPE DESCRIPTION 1 Signal Top signal routing 2 Plane Ground 3 Plane Split Power Plane 4 Signal Bottom signal routing (1) All signals that have critical signal integrity requirements should be routed first on layer 1. It may not be possible to route all of these signals on layer 1 which requires some to be routed on layer 4. When this is done, the signal routes on layer 4 should not cross splits in the power plane. Copyright © 2011–2013, Texas Instruments Incorporated Peripheral Information and Timings 161 Submit Documentation Feedback Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |