| Electronic Components Datasheet Search |
|
AM3359 Datasheet(PDF) 166 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3359 Datasheet(HTML) 166 Page - Texas Instruments |
|
166 / 236 page ![]() AM3359, AM3358, AM3357 AM3356, AM3354, AM3352 SPRS717F – OCTOBER 2011 – REVISED APRIL 2013 www.ti.com 5.6.2.2.2.9 DDR2 Signal Termination Signal terminations are required on the CK and ADDR_CTRL net class signals. Serial terminations should be used on the CK and ADDR_CTRL lines and is the preferred termination scheme. On-device terminations (ODTs) are required on the DQS[x] and DQ[x] net class signals. They should be enabled to ensure signal integrity. Table 5-52 shows the specifications for the series terminators. Placement of serial terminations for ADDR_CTRL net class signals should be close to the AM335x device. Table 5-52. DDR2 Signal Terminations NO. PARAMETER MIN TYP MAX UNIT 1 CK net class(1) 0 10 ohms 2 ADDR_CTRL net class(1)(2)(3) 0 22 Zo(4) ohms 3 DQS0, DQS1, DQ0, and DQ1 net classes(5) NA NA ohms (1) Only series termination is permitted. (2) Series termination values larger than typical only recommended to address EMI issues. (3) Series termination values should be uniform across net class. (4) Zo is the DDR2 PCB trace characteristic impedance. (5) No external termination resistors are allowed and ODT must be used for these net classes. If the DDR2 interface is operated at a lower frequency (<200-MHz clock rate), on-device terminations are not specifically required for the DQS[x] and DQ[x] net class signals and serial terminations for the CK and ADDR_CTRL net class signals are not mandatory. System designers may evaluate the need for serial terminators for EMI and overshoot reduction. Placement of serial terminations for DQS[x] and DQ[x] net class signals should be determined based on PCB analysis. Placement of serial terminations for ADDR_CTRL net class signals should be close to the AM335x device. Table 5-53 shows the specifications for the serial terminators in such cases. Table 5-53. Lower-Frequency DDR2 Signal Terminations NO. PARAMETER MIN TYP MAX UNIT 1 CK net class(1) 0 22 Zo(2) ohms 2 ADDR_CTRL net class(1)(3)(4) 0 22 Zo(2) ohms 3 DQS0, DQS1, DQ0, and DQ1 net classes 0 22 Zo(2) ohms (1) Only series termination is permitted. (2) Zo is the DDR2 PCB trace characteristic impedance. (3) Series termination values larger than typical only recommended to address EMI issues. (4) Series termination values should be uniform across net class. 166 Peripheral Information and Timings Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |