Electronic Components Datasheet Search
  English  ▼

X  

OP196 Datasheet(PDF) 46 Page - Analog Devices

Part # OP196
Description  MicroConverter짰 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

OP196 Datasheet(HTML) 46 Page - Analog Devices

Back Button OP196 Datasheet HTML 42Page - Analog Devices OP196 Datasheet HTML 43Page - Analog Devices OP196 Datasheet HTML 44Page - Analog Devices OP196 Datasheet HTML 45Page - Analog Devices OP196 Datasheet HTML 46Page - Analog Devices OP196 Datasheet HTML 47Page - Analog Devices OP196 Datasheet HTML 48Page - Analog Devices OP196 Datasheet HTML 49Page - Analog Devices OP196 Datasheet HTML 50Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 88 page
background image
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 46 of 88
SPICON SPI Control Register
SFR Address
F8H
Power-On Default
04H
Bit Addressable
Yes
Table 18. SPICON SFR Bit Designations
Bit No.
Name
Description
7
ISPI
SPI Interrupt Bit.
Set by the MicroConverter at the end of each SPI transfer.
Cleared directly by user code or indirectly by reading the SPIDAT SFR.
6
WCOL
Write Collision Error Bit.
Set by the MicroConverter if SPIDAT is written to while an SPI transfer is in progress.
Cleared by user code.
5
SPE
SPI Interface Enable Bit.
Set by the user to enable the SPI interface.
Cleared by the user to enable the I2C pins, this is not requiredto enable the I2C interface if the MSPI bit is set in
CFG841/CFG842. In this case, the I2C interface is automatically enabled.
4
SPIM
SPI Master/Slave Mode Select Bit.
Set by the user to enable master mode operation (SCLOCK is an output).
Cleared by the user to enable slave mode operation (SCLOCK is an input).
3
CPOL1
Clock Polarity Select Bit.
Set by the user if SCLOCK idles high.
Cleared by the user if SCLOCK idles low.
2
CPHA1
Clock Phase Select Bit.
Set by the user if leading SCLOCK edge is to transmit data.
Cleared by the user if trailing SCLOCK edge is to transmit data.
1
SPR1
SPI Bit Rate Select Bits.
0
SPR0
These bits select the SCLOCK rate (bit rate) in master mode as follows:
SPR1
SPR0
Selected Bit Rate
0
0
fOSC/2
0
1
fOSC/4
1
0
fOSC/8
1
1
fOSC/16
In SPI slave mode, i.e., SPIM = 0, the logic level on the external SS pin can be read via the SPR0 bit.
1The CPOL and CPHA bits should both contain the same values for master and slave devices.
SPIDAT
SPI Data Register
Function
SPIDAT SFR is written by the user to transmit data over the SPI interface or read by user code to
read data just received by the SPI interface.
SFR Address
F7H
Power-On Default
00H
Bit Addressable
No



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com