OP196 datasheet(24/88 Pages) AD

24 / 88 page

ADuC841/ADuC842/ADuC843

Rev. 0 | Page 24 of 88

ADCCON1—(ADC Control SFR 1)

The ADCCON1 register controls conversion and acquisition

times, hardware conversion modes, and power-down modes as

detailed below.

SFR Address

EFH

SFR Power-On Default

40H

Bit Addressable

Table 7. ADCCON1 SFR Bit Designations

Bit No.

Name

Description

MD1

The mode bit selects the active operating mode of the ADC.

Set by the user to power up the ADC.

Cleared by the user to power down the ADC.

EXT_REF

Set by the user to select an external reference.

Cleared by the user to use the internal reference.

The ADC clock divide bits (CK1, CK0) select the divide ratio for the PLL master clock (ADuC842/ADuC843) or the

external crystal (ADuC841) used to generate the ADC clock. To ensure correct ADC operation, the divider ratio

must be chosen to reduce the ADC clock to 8.38 MHz or lower. A typical ADC conversion requires 16 ADC clocks

plus the selected acquisition time.

The divider ratio is selected as follows:

CK1

CK0

CK1

CK0

MCLK Divider

4 (Do not use with a CD setting of 0)

The ADC acquisition select bits (AQ1, AQ0) select the time provided for the input track-and-hold amplifier to

acquire the input signal. An acquisition of three or more ADC clocks is recommended; clocks are as follows:

AQ1

AQ0

AQ1

AQ0

No. ADC Clks

T2C

The Timer 2 conversion bit (T2C) is set by the user to enable the Timer 2 overflow bit to be used as the ADC

conversion start trigger input.

EXC

The external trigger enable bit (EXC) is set by the user to allow the external Pin P3.5 (CONVST) to be used as the

active low convert start input. This input should be an active low pulse (minimum pulse width >100 ns) at the

required sample rate.

OP196 Datasheet(PDF) 24 Page - Analog Devices

OP196 Datasheet(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL