| Electronic Components Datasheet Search |
|
AS3911 Datasheet(PDF) 85 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3911 Datasheet(HTML) 85 Page - ams AG |
|
85 / 149 page ![]() ams Datasheet, Confidential: 2013-Oct [2-03] AS3911 – 85 Appl icatio n I n f o rm a t i o n Main Interrupt Register Figure 71: Main Interrupt Register Notes: 1. At power-up and after Set Default command, content of this register is set to 0. 2. After Main Interrupt Register has been read, its content is set to 0, except for bits 1 and 0, which are set to 0 after corresponding interrupt register is read. Address 17h: Main Interrupt Register Type: R Bit Name Default Function Comments 7I_osc IRQ when oscillator frequency is stable Set after oscillator is started by setting Operation Control Register bit en. 6 I_wl IRQ due to FIFO water level Set during receive, informing that FIFO is almost full and has to be read out. Set during transmit, informing that FIFO is almost empty and that additional data has to be sent. 5 I_rxs IRQ due to start of receive 4 I_rxe IRQ due to end of receive 3 I_txe IRQ due to end of transmission 2 I_col IRQ due to bit collision 1 I_tim IRQ due to timer or NFC event Details are in Timer and NFC Interrupt Register 0I_err IRQ due to error and wake-up timer Details are in Error and Wake-up Interrupt Register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |