Electronic Components Datasheet Search
  English  ▼

X  

AFE032 Datasheet(PDF) 51 Page - Texas Instruments

Click here to check the latest version.
Part # AFE032
Description  Power-Line Communications Analog Front-End
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AFE032 Datasheet(HTML) 51 Page - Texas Instruments

Back Button AFE032 Datasheet HTML 47Page - Texas Instruments AFE032 Datasheet HTML 48Page - Texas Instruments AFE032 Datasheet HTML 49Page - Texas Instruments AFE032 Datasheet HTML 50Page - Texas Instruments AFE032 Datasheet HTML 51Page - Texas Instruments AFE032 Datasheet HTML 52Page - Texas Instruments AFE032 Datasheet HTML 53Page - Texas Instruments AFE032 Datasheet HTML 54Page - Texas Instruments AFE032 Datasheet HTML 55Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 77 page
background image
AFE032
www.ti.com
SBOS669A – AUGUST 2013 – REVISED DECEMBER 2013
Table 36. REG_CLIP_OFFSET_1 Register (Address = 17h)
7
6
5
4
3
2
1
0
CLIP_OFF_LSB
Reserved
R/W
R
LEGEND: R/W = read and write; R = read-only.
Bits[7:5]
CLIP_OFF_LSB
These bits are the LSB of the 11-bit clip offset value. Clipped DAC Samples have this offset subtracted from the
clipped value.
These bits control DAC_CLIP_OFF[2:0].
Default = 0
Bits[4:0]
Reserved
These bits are reserved.
Default = 0
Table 37. REG_AUX_CTL Register (Address = 18h)
7
6
5
4
3
2
1
0
Reserved
Reserved
DSP_CFG
Reserved
Reserved
R/W
R/W
R/W
R/W
R
LEGEND: R/W = read and write; R = read-only.
Bits[7:6]
Reserved
This bits are reserved.
Default = 0
Bit 5
DSP_CFG
This bit allows the state of the DSP blocks to be retained or to be forced to their reset values during SPI mode.
0 = Hold the state of the DSP path blocks when the device is in SPI mode (default)
1 = Reset the state of the DSP path when the device is in DAC mode
Bits[4:1]
Reserved
These bits are reserved.
Default = 3h
Bit 0
Reserved
This bit is reserved.
Default = 0
Table 38. RESERVED Registers (Address = 19h to 23h)
7
6
5
4
3
2
1
0
Reserved
R
LEGEND: R = read-only.
These registers are reserved.
Table 39. REG_COEFF1_BLOCK_2_MS Register (Address = 24h)
7
6
5
4
3
2
1
0
Bits 11:4 of coefficient 1 for filter block 2
R/W
LEGEND: R/W = read and write.
Bits [7:0]
Bits 11:4 of coefficient 1 for filter block 2
These bits contain the eight most significant bits of coefficient 1 for filter block 2.
Default = B9h
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
51
Product Folder Links: AFE032



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com