| Electronic Components Datasheet Search |
|
EM73P982 Datasheet(PDF) 19 Page - ELAN Microelectronics Corp |
|
|
|||||||||||||||||||||||||||||
EM73P982 Datasheet(HTML) 19 Page - ELAN Microelectronics Corp |
|
19 / 41 page ![]() 19 * This specification are subject to be changed without notice. EM73P982 EM73P982 EM73P982 EM73P982 EM73P982 4-BIT MICROCONTROLLER 4-BIT MICROCONTROLLER 4-BIT MICROCONTROLLER 4-BIT MICROCONTROLLER 4-BIT MICROCONTROLLER 12.25.2001 For the pulse width measurement mode, the counter only incresed by the rising edge of internal pulse rate as external timer/counter input (P8.1/TRGB, P8.3/TRGA), interrupt request will be generated as soon as timer/counter count overflow. Internal pulse TimerB(TimerA) value n n+1 n+2 n+3 n+4 n+5 P8.1/TRGB(P8.3/TRGA) PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode. LDIA #1100b; OUTA P28; Enable timerA with pulse width measurement mode. INTERRUPT FUNCTION INTERRUPT FUNCTION INTERRUPT FUNCTION INTERRUPT FUNCTION INTERRUPT FUNCTION There are 5 interrupt sources, 1 external interrupt sources, 4 internal interrupt sources. Multiple interrupts are admitted according the priority. Type Type Type Type Type Interrupt source Interrupt source Interrupt source Interrupt source Interrupt source Priority Priority Priority Priority Priority Interrupt Interrupt Interrupt Interrupt Interrupt Interrupt Interrupt Interrupt Interrupt Interrupt Program ROM Program ROM Program ROM Program ROM Program ROM Latch Latch Latch Latch Latch Enable condition Enable condition Enable condition Enable condition Enable condition entry address entry address entry address entry address entry address External Externalinterrupt(INT0) 1 IL5 EI=1 002h Internal Reserved 2 IL4 EI=1,MASK3=1 004h Internal TimerA overflow interrupt (TRGA) 3 IL3 EI=1,MASK2=1 006h Internal TimerB overflow interrupt (TRGB) 4 IL2 EI=1,MASK1=1 008h Internal Time base interrupt(TBI) 5 IL1 00Ah Internal Speech ending interrupt (SPI) 6 IL0 EI=1,MASK0=1 00Ch INTERRUPT STRUCTURE INTERRUPT STRUCTURE INTERRUPT STRUCTURE INTERRUPT STRUCTURE INTERRUPT STRUCTURE Interrupt controller: IL0-IL5 : Interrupt latch. Hold all interrupt requests from all interrupt sources. ILr can not be set by program, but can be reset by program or system reset, so IL only can decide which interrupt source can be accepted. MASK0-MASK3 : Except INT0, MASK register can promit or inhibit all interrupt sources. MASK0 MASK1 MASK1 MASK2 MASK3 IL0 r0 IL1 TBI r1 Reset by system reset and program instruction IL2 r2 IL3 TRGA r3 IL4 r4 IL5 INT0 r5 Priority checker EI Entry address generator Interrupt request Interrupt entry address Reset by system reset and program instruction Set by program instruction by EICIL or DICIL TRGB SPI Reserved |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |