Electronic Components Datasheet Search
  English  ▼

X  

UPD178024 Datasheet(PDF) 28 Page - NEC

Part # UPD178024
Description  8-BIT SINGLE-CHIP MICROCONTROLLER
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD178024 Datasheet(HTML) 28 Page - NEC

Back Button UPD178024 Datasheet HTML 24Page - NEC UPD178024 Datasheet HTML 25Page - NEC UPD178024 Datasheet HTML 26Page - NEC UPD178024 Datasheet HTML 27Page - NEC UPD178024 Datasheet HTML 28Page - NEC UPD178024 Datasheet HTML 29Page - NEC UPD178024 Datasheet HTML 30Page - NEC UPD178024 Datasheet HTML 31Page - NEC UPD178024 Datasheet HTML 32Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 56 page
background image
28
µPD178023, 178024
Data Sheet U14126EJ1V0DS00
4. INTERRUPT FUNCTION
The
µPD178023 and 178024 have the following three types and 17 sources of interrupts:
• Non-maskable : 1Note
• Maskable
: 16Note
• Software
: 1
Note
Two types of watchdog interrupt sources (INTWDT), non-maskable and maskable, are available, and
either of them can be selected.
Table 4-1. Interrupt Sources
Default
Interrupt Source
Internal/
Vector
Basic
Interrupt Type
PriorityNote 1
External
Table
Configuration
Name
Trigger
Address
TypeNote 2
Non-maskable
–
INTWDT
Overflow of watchdog timer
Internal
0004H
(A)
(when watchdog timer mode 1 is selected)
Maskable
0
INTWDT
Overflow of watchdog timer
(B)
(when interval timer mode is selected)
1
INTP0
Pin input edge detection
External
0006H
(C)
2
INTP1
0008H
3
INTP2
000AH
4
INTP3
000CH
5
INTP4
000EH
6
INTKY
Detection of key input of port 4
Internal
0010H
(B)
7
INTIIC0
End of transfer by serial interface IIC0
0012H
8
INTBTM0 Generation of basic timer match signal
0014H
9
INTAD3
End of conversion by A/D converter
0016H
10
–––
0018HNote 3
–
11
INTCSI3
End of transfer by serial interface SIO3
Internal
001AH
(B)
12
INTTM50
Generation of coincidence signal of 8-bit
001CH
timer/event counter 50
13
INTTM51
Generation of coincidence signal of 8-bit
001EH
timer/event counter 51
14
INTSER0
Reception error of serial interface UART0
0020H
15
INTSR0
End of reception by serial interface UART0
0022H
16
INTST0
End of transmission by serial interface UART0
0024H
Software
–
BRK
Execution of BRK instruction
–
003EH
(D)
Notes 1. If two or more maskable interrupts occur at the same time, they are acknowledged or kept pending
according to their default priorities. The default priority 0 is the highest, while 16 is the lowest.
2. (A) to (D) under the heading Basic Configuration Type corresponds to (A) to (D) in Figure 4-1.
3. There are no interrupt sources corresponding to vector addresses 0018H.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com