Electronic Components Datasheet Search
  English  ▼

X  

UPD78014 Datasheet(PDF) 12 Page - NEC

Part # UPD78014
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD78014 Datasheet(HTML) 12 Page - NEC

Back Button UPD78014 Datasheet HTML 8Page - NEC UPD78014 Datasheet HTML 9Page - NEC UPD78014 Datasheet HTML 10Page - NEC UPD78014 Datasheet HTML 11Page - NEC UPD78014 Datasheet HTML 12Page - NEC UPD78014 Datasheet HTML 13Page - NEC UPD78014 Datasheet HTML 14Page - NEC UPD78014 Datasheet HTML 15Page - NEC UPD78014 Datasheet HTML 16Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 62 page
background image
12
µPD78001B(A), 78002B(A)
INTP0
Input
Effective edge (rising edge, falling edge, or both rising edge and falling edge)
Input
P00
INTP1
can be specified.
P01
INTP2
External interrupt input.
P02
INTP3
Falling edge detection external interrupt input.
P03
SI0
Input
Serial interface serial data input.
Input
P25/SB0
SO0
Output
Serial interface serial data output.
Input
P26/SB1
SB0
Input
Serial interface serial data input/output.
Input
P25/SI0
SB1
/output
P26/SO0
SCK0
Input
Serial interface serial clock input/output.
Input
P27
/output
TI1
Input
External count clock input to 8-bit timer (TM1).
Input
P33
TI2
External count clock input to 8-bit timer (TM2).
P34
TO1
Output
8-bit timer (TM1) output.
Input
P31
TO2
8-bit timer (TM2) output.
P32
PCL
Output
Clock output (for main system clock, subsystem clock trimming).
Input
P35
BUZ
Output
Buzzer output.
Input
P36
AD0 to AD7
Input
Low-order address/data bus at external memory expansion.
Input
P40 to P47
/output
A8 to A15
Output
High-order address bus at external memory expansion.
Input
P50 to P57
RD
Output
External memory read operation strobe signal output.
Input
P64
WR
External memory write operation strobe signal output.
P65
WAIT
Input
Wait insertion at external memory access.
Input
P66
ASTB
Output
Strobe output which latches the address information output at port 4 and
Input
P67
port 5 to access external memory.
RESET
Input
System reset input.
—
—
X1
Input
Main system clock oscillation crystal connection.
—
—
X2
—
—
—
XT1
Input
Subsystem clock oscillation crystal connection.
Input
P04
XT2
—
—
—
VDD
—
Positive power supply.
—
—
VSS
—
Ground potential.
—
—
IC0 to IC3
—
Internal connection. IC0/IC1/IC3 and IC2 should be connected directly to VSS
——
VDD, respecitively.
After
Reset
Dual-
Function Pin
3.2
OTHER PINS
Function
Pin Name
I/O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com