Electronic Components Datasheet Search
  English  ▼

X  

AS5171 Datasheet(PDF) 16 Page - ams AG

Part # AS5171
Description  Accurate angle measurement
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS5171 Datasheet(HTML) 16 Page - ams AG

Back Button AS5171 Datasheet HTML 12Page - ams AG AS5171 Datasheet HTML 13Page - ams AG AS5171 Datasheet HTML 14Page - ams AG AS5171 Datasheet HTML 15Page - ams AG AS5171 Datasheet HTML 16Page - ams AG AS5171 Datasheet HTML 17Page - ams AG AS5171 Datasheet HTML 18Page - ams AG AS5171 Datasheet HTML 19Page - ams AG AS5171 Datasheet HTML 20Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 42 page
background image
Page 16
ams Datasheet
Document Feedback
[v1-01] 2016-Feb-17
AS5171 − Register Description
UART Interface
The AS5171 is equipped with a UART interface, which allows
reading and writing the registers as well as permanently
programming the non-volatile memory (OTP). By default
(factory setting, customer_ lock = 0) the AS5171 is in the
so-called Communication Mode and the UART is connected at
the output pin (OUT ). In this mode, the device is in open-drain
mode and therefore a pull-up resistor has to be connected on
the output.
The UART interface allows reading and writing two consecutive
addresses. The standard UART sequence consists of four frames.
Each frame begins with a start bit (START), which is followed by
8 data bits (D[0:7]), one parity bit (PAR), and a stop bit (STOP),
as shown in Figure 17.
Figure 17:
UART Frame
The PAR bit is even parity calculated over the data bits (D[0:7]).
Each frame is transferred from LSB to MSB.
The four frames are shown in Figure 18.
Figure 18:
UART Frame Sequence
The first frame is the synchronization frame and consists of
D[0:7] = 0x55 followed by the parity bit (PAR=0) and the stop
bit. This frame synchronizes the baud rate between the AS5171
and the host microcontroller.
Frame Number
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
1
0x55
2
R/W
ADDRESS
3
DATA1
4
DATA2
START
D[0]D[1]D[2]
D[3]
D[4]D[5]D[6]
D[7]
PAR
STOP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com