| Electronic Components Datasheet Search |
|
DP83266 Datasheet(PDF) 46 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83266 Datasheet(HTML) 46 Page - National Semiconductor (TI) |
|
46 / 152 page ![]() 70 Control Information (Continued) TABLE 7-3 MAC Control Information Address Space Address Description Read Write Range Conditions Conditions 000 – 007 Operation Registers Always (Note 2) Always (Note 2) 008 – 02F Event Registers Always (Note 2) Always (cond) (Note 2) 030 – 03F Reserved NA (Note 4) NA (Note 4) 040 – 07F MAC Parameters Stop Mode Stop Mode (Notes 1 3) (Notes 1 3) 080-0BF CountersTimers Always Stop Mode (Note 1) 0C0-0FF Reserved NA (Note 4) NA (Note 4) Note 1 An attempt to access a currently inaccessible MAC Control location because of the current mode or because it is a reserved address space will cause a command error (bit CCE of the Exception Status Register is set to One) Note 2 Read and write accesses to reserved locations within the Operation and Event Address ranges of the MAC Control Information Space cause a command error (bit CCE of the Exception Status Register is set to One) Note 3 The MAC Parameter RAM is also accessible when conditions a b and c are true Other- wise accesses will cause a command error (bit CCE of the Exception Status Register is set to One) and the access will not be performed a) The MAC Transmitter is in state T0 or T1 or T3 b) OptionITC e 1 and OptionIRR e 1 c) FunctionBCN e 0 and FunctionCLM e 0 Note 4 Reserved bits in registers are always read as 0 and are not writable TABLE 7-4 MAC Operation Registers Addr Name D7 D6 D5 D4 D3 D2 D1 D0 Read Write 000 MCMR0 DIAG ILB RES RES PIP MRP CBP RUN Always Always 001 Option ITC EMIND IFCS IRPT IRR ITR ELA ESA Always Always 002 Function RES RES RES CLM BCN MCRST RES MARST Always Always 003 – 004 Reserved RES RES RES RES RES RES RES RES NA NA 005 MCMR2 RES RES RES AFIE LLC MCE SMT MCE RES BOSEL Always Always 006 Reserved RES RES RES RES RES RES RES RES NA NA 007 MCRev REV(7 – 0) Always Ignored Note 1 Attempts to access reserved locations within the MAC Operation Registers will result in Command Rejects (ESRCCE set to ONE) Note 2 On Master Reset all MAC Operation Registers are set to Zero except the Revision Register 46 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |