Electronic Components Datasheet Search
  English  ▼

X  

WM8962B Datasheet(PDF) 154 Page - Wolfson Microelectronics plc

Part # WM8962B
Description  Ultra-Low Power Stereo CODEC with Audio Enhancement DSP, 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8962B Datasheet(HTML) 154 Page - Wolfson Microelectronics plc

Back Button WM8962B Datasheet HTML 150Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 151Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 152Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 153Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 154Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 155Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 156Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 157Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 158Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 295 page
background image
WM8962
154
Rev 4.3
DSP, ADC, DAC CLOCK CONTROL
The clocking of the DSP is derived from MCLK. The clocking of the ADC and DAC circuits is derived
from SYSCLK. The associated dividers are configured automatically by the WM8962.
The DSP clocking rate is controlled by DSPCLK_DIV. In automatic clocking mode, this is configured
automatically by the WM8962 to ensure DSPCLK <= 24.576MHz. (Note that the DSPCLK_DIV divider
is a read-only register; it cannot be written to.)
The ADC clocking rate is controlled by ADCSYS_CLK_DIV. In automatic clocking mode, the WM8962
uses this divider to derive the most suitable SYSCLK / fs ratio, where fs is the ADC sampling rate.
The DAC clocking rate is controlled by DACSYS_CLK_DIV. In automatic clocking mode, the WM8962
uses this divider to derive the most suitable SYSCLK / fs ratio, where fs is the DAC sampling rate.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4 (04h)
Clocking 1
10:9
DSPCLK_DIV
[1:0]
00
DSP Clock Divider
00 = MCLK
01 = MCLK / 2
10 = MCLK / 4
11 = Reserved
This field is for read-back only; it is set
automatically and cannot be adjusted.
8:6
ADCSYS_CLK_
DIV [2:0]
000
ADC Sample Rate Divider
000 = SYSCLK
001 = Reserved
010 = SYSCLK / 2
011 = SYSCLK / 3
100 = SYSCLK / 4
101 = Reserved
110 = SYSCLK / 6
111= Reserved
This field is for read-back only; it is set
automatically and cannot be adjusted.
5:3
DACSYS_CLK_
DIV [2:0]
100
DAC Sample Rate Divider
000 = SYSCLK
001 = Reserved
010 = SYSCLK / 2
011 = SYSCLK / 3
100 = SYSCLK / 4
101 = Reserved
110 = SYSCLK / 6
111= Reserved
This field is for read-back only; it is set
automatically and cannot be adjusted.
Table 100 DSP, ADC, DAC Clock Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com