Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5401 Datasheet(PDF) 46 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5401
Description  Fixed-Point Digital Signal Processor
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5401 Datasheet(HTML) 46 Page - Texas Instruments

Back Button TMS320VC5401 Datasheet HTML 42Page - Texas Instruments TMS320VC5401 Datasheet HTML 43Page - Texas Instruments TMS320VC5401 Datasheet HTML 44Page - Texas Instruments TMS320VC5401 Datasheet HTML 45Page - Texas Instruments TMS320VC5401 Datasheet HTML 46Page - Texas Instruments TMS320VC5401 Datasheet HTML 47Page - Texas Instruments TMS320VC5401 Datasheet HTML 48Page - Texas Instruments TMS320VC5401 Datasheet HTML 49Page - Texas Instruments TMS320VC5401 Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 81 page
background image
Electrical Specifications
46
December 2000 − Revised February 2004
SPRS153C
5
Electrical Specifications
This section provides the absolute maximum ratings and the recommended operating conditions for the
TMS320VC5401 DSP.
5.1
Absolute Maximum Ratings
The list of absolute maximum ratings are specified over operating case temperature. Stresses beyond those
listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those indicated
under Section 5.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may
affect device reliability. All supply voltage values (core and I/O) are with respect to VSS. Figure 5−1 provides
the test load circuit values for a 3.3-V device.
Supply voltage I/O range, DVDD
−0.3 V to 4.0 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Supply voltage core range, CVDD
−0.3 V to 2.4 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI
−0.3 V to 4.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO
−0.3 V to 4.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating case temperature range, TC
−40°C to 100°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
−55°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.2
Recommended Operating Conditions
MIN
NOM
MAX
UNIT
DVDD
Device supply voltage, I/O†
3
3.3
3.6
V
CVDD
Device supply voltage, core†
1.71
1.8
1.98
V
VSS
Supply voltage, GND
0
V
Hi h l
l i
t
lta
RS, INTn, NMI, BIO, BCLKR0, BCLKR1,
BCLKX0, BCLKX1, HCS, HDS1, HDS2, TDI,
TMS, CLKMDn
2.3
DVDD + 0.3
VIH
High-level input voltage
DVDD = 3.3" 0.3 V
X2/CLKIN‡
1.45
CVDD+0.3
V
DVDD = 3.3" 0.3 V
TCK, TRST
2.6
DVDD + 0.3
All other inputs
2.1
DVDD + 0.3
VIL
Low-level input voltage
DVDD = 3.3" 0.3 V
RS, INTn, NMI, X2/CLKIN, BIO, BCLKR0,
BCLKR1, BCLKX0, BCLKX1, HCS, HDS1,
HDS2, TCK, CLKMDn
−0.3
0.5
V
DVDD = 3.3" 0.3 V
All other inputs
−0.3
0.7
IOH
High-level output current
300
µA
IOL
Low-level output current
1.5
mA
TC
Operating case temperature
−40
100
°C
† Texas Instrument DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be
designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage. Excessive
exposure to these conditions can adversely affect the long term reliability of the devices. System-level concerns such as bus contention may require
supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as or prior to the I/O buffers and then
powered down after the I/O buffers.
‡ All revisions of the 5401 can be operated with an external clock source, provided that the proper voltage levels be driven on the X2/CLKIN pin. It
should be noted that the X2/CLKIN pin is referenced to the device 1.8V power supply (CVDD), rather than the 3V I/O supply (DVDD). Refer to the
recommended operating conditions section of this document for the allowable voltage levels of the X2/CLKIN pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com