| Electronic Components Datasheet Search |
|
VT8231 Datasheet(PDF) 105 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
VT8231 Datasheet(HTML) 105 Page - List of Unclassifed Manufacturers |
|
105 / 132 page ![]() VT8231 Preliminary Revision 0.8 October 29, 1999 -99- Power Management I/O-Space Registers 7HFKQRORJLHV ,QF :H &RQQHFW :H &RQQHFW I/O Offset 3B-38 - GP Timer Reload Enable ..................RW All bits in this register default to 0 on power up. 31-8 Reserved ..........................................always read 0 7 GP1 Timer Reload on KBC Access 0 Normal GP1 Timer Operation................default 1 Setting of KBC_STS causes the GP1 timer to reload. 6 GP1 Timer Reload on Serial Port Access 0 Normal GP1 Timer Operation ...............default 1 Setting of COMA_STS or COMB_STS causes the GP1 timer to reload. 5 Reserved ..........................................always read 0 4 GP1 Timer Reload on VGA Access 0 Normal GP1 Timer Operation ...............default 1 Setting of VGA_STS causes the GP1 timer to reload. 3 GP1 Timer Reload on IDE/Floppy Access 0 Normal GP1 Timer Operation ...............default 1 Setting of FDC_STS, SIDE_STS, or PIDE_STS causes the GP1 timer to reload. 2 GP3 Timer Reload on GPIO Range 1 Access 0 Normal GP3 Timer Operation ...............default 1 Setting of GR1_STS causes the GP3 timer to reload. 1 GP2 Timer Reload on GPIO Range 0 Access 0 Normal GP2 Timer Operation ...............default 1 Setting of GR0_STS causes the GP2 timer to reload. 0 GP0 Timer Reload on Primary Activity 0 Normal GP0 Timer Operation ...............default 1 Setting of PACT_STS causes the GP0 timer to reload. Primary activities are enabled via the Primary Activity Detect Enable register (offset 37-34) with status recorded in the Primary Activity Detect Status register (offset 33-30). I/O Offset 40 – Extended I/O Trap Status ................... RWC 7-2 Reserved ......................................... always read 0 1 GPIO Ramge 3 Access Status ............. (GPR3_STS) 0 GPIO Ramge 2 Access Status ............. (GPR2_STS) I/O Offset 42 – Extended I/O Trap Enable..................... RW 7-2 Reserved ......................................... always read 0 1 SMI on GPIO Ramge 3 Access.............(GPR3_EN) 0 Disable................................................... default 1Enable 0 SMI on GPIO Ramge 2 Access.............(GPR2_EN) 0 Disable................................................... default 1Enable |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |