TPS51116 datasheet(5/29 Pages) TI

5 / 29 page

www.ti.com

TPS51116

SLUS609A – MAY 2004 – REVISED JUNE 2004

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, V

V5IN = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

PROTECTIONS

VPGND-CS , PGOOD = HI, VCS < 0.5 V

VOCL

Current limit threshold

VPGND-CS , PGOOD = LO, VCS < 0.5 V

TA = 25°C, VCS > 4.5 V, PGOOD = HI

ITRIP

Current sense sink current

µA

TA = 25°C, VCS > 4.5 V, PGOOD = LO

TRIP current temperature co- RDS(on) sense scheme, On the basis

TCITRIP

4500

ppm/

°C

efficient

of TA = 25°C

(3)

Overcurrent protection

(VV5IN-CS - VPGND-LL), VV5IN-CS = 60 mV,

VOCL(off)

-5

COMP offset

VCS > 4.5 V

Current limit threshold setting

VR(trip)

VV5IN-CS

(3)

150

range

POWERGOOD COMPARATOR

PG in from lower

93%

95%

97%

VTVDDQPG

VDDQ powergood threshold

PG in from higher

103%

105%

107%

PG hysteresis

IPG(max)

PGOOD sink current

VVTT = 0 V, VPGOOD = 0.5 V

2.5

7.5

TPG(del)

PGOOD delay time

Delay for PG in

130

200

µs

UNDERVOLTAGE LOCKOUT/LOGIC THRESHOLD

Wake up

3.7

4.0

4.3

V5IN UVLO threshold volt-

VUVV5IN

age

Hysteresis

0.2

0.3

0.4

No discharge

4.7

VTHMODE

MODE threshold

Non-tracking discharge

0.1

2.5 V output

0.08

0.15

0.25

VTHVDDQSET

VDDQSET threshold voltage

1.8 V output

3.5

4.0

4.5

VIH

High-level input voltage

S3, S5

2.2

VIL

Low-level input voltage

S3, S5

0.3

VIHYST

Hysteresis voltage

S3, S5

0.2

VINLEAK

Logic input leakage current

S3, S5, MODE

-1

µA

VINVDDQSET

Input leakage/ bias current

VDDQSET

-1

UNDERVOLTAGE AND OVERVOLTAGE PROTECTION

OVP detect

110%

115%

120%

VDDQ OVP trip threshold

VOVP

voltage

Hysteresis

VDDQ OVP propagation de-

TOVPDEL

1.5

µs

lay (3)

UVP detect

70%

VUVP

Output UVP trip threshold

Hysteresis

10%

Output UVP propagation de-

TUVPDEL

lay(3)

cycle

TUVPEN

Output UVP enable delay(3)

1007

THERMAL SHUTDOWN

Shutdown temperature

160

TSDN

Thermal SDN threshold (3)

°C

Hysteresis

(3)

Ensured by design. Not production tested.

TPS51116 Datasheet(PDF) 5 Page - Texas Instruments

TPS51116 Datasheet(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL