LAN9211 datasheet(129/147 Pages) SMSC

129 / 147 page

High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support

Datasheet

SMSC LAN9211

129

Revision 2.9 (03-01-12)

DATASHEET

6.2

PIO Reads

PIO reads can be used to access CSRs or RX Data and RX/TX status FIFOs. In this mode, counters

in the CSRs are latched at the beginning of the read cycle. Read data is valid as indicated in the timing

diagram. PIO reads can be performed using Chip Select (nCS) or Read Enable (nRD). Either or both

of these control signals must go high between cycles for the period specified.

Note: Some registers have restrictions on the timing of back-to-back, write-read and read-read

cycles.

Note: The “Data Bus” width is 16 bits

Note: A PIO Read cycle begins when both nCS and nRD are asserted. The cycle ends when either

or both nCS and nRD are deasserted. They may be asserted and deasserted in any order.

Figure 6.1 PIO Read Cycle Timing

Table 6.3 PIO Read Timing

SYMBOL

DESCRIPTION

MIN

TYP

MAX

UNITS

tcycle

Read Cycle Time

tcsl

nCS, nRD Assertion Time

tcsh

nCS, nRD Deassertion Time

tcsdv

nCS, nRD Valid to Data Valid

tasu

Address Setup to nCS, nRD Valid

tah

Address Hold Time

tdon

Data Buffer Turn On Time

tdoff

Data Buffer Turn Off Time

tdoh

Data Output Hold Time

Data Bus

nCS, nRD

A[7:1]

LAN9211 Datasheet(PDF) 129 Page - SMSC Corporation

LAN9211 Datasheet(HTML) 129 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL