| Electronic Components Datasheet Search |
|
AM79C970 Datasheet(PDF) 24 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C970 Datasheet(HTML) 24 Page - Advanced Micro Devices |
|
24 / 168 page ![]() P R E L I M I N A R Y AMD 1-891 Am79C970 Basic Burst Read Cycles The PCnet-PCI controller provides a burst mode to read data from the transmit buffer. The burst mode must be enabled by setting BREADE in BCR18. All PCnet-PCI controller burst read transfers are of the PCI command type Memory Read Line (type15). AD[1:0] will both be ZERO during the address phase indicating a linear burst order. All four byte enable signals will be ZERO during the data phase as the PCnet-PCI controller always reads a full 32-bit word when in burst mode. Figure 4 shows a typical burst read access. The PCnet- PCI controller arbitrates for the bus, is granted access, and reads four 32-bit words (DWORD) from system memory and then releases the bus. All four data phases in this example take two clock cycles each, which is de- termined by the timing of TRDY. 18220C-6 FRAME CLK AD IRDY TRDY C/ BE DEVSEL REQ GNT 12345678 ADDR 0000 1110 11 10 9 12 PAR PAR DATA DATA DATA DATA PAR PAR PAR PAR DEVSEL is sampled by the PCnet-PCI controller. 13 Figure 4. Burst Read Cycles |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |