ZSC31014 datasheet(8/58 Pages) IDT

8 / 58 page

ZSC31014 Datasheet

January 20, 2016

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Output Sink Current

IOL_SDA/MISO

SDA/MISO @VOl = 0.2v

2.3

3.9

6.2

IOL_INT/SS

INT/SS @VOl= 0.2v

0.85

1.7

3.0

Load Capacitance at SDA

CSDA

@ 400kHz

200

Pull-up Resistor

RI2C_PU

500

Ω

Input Capacitance (each pin)

CI2C_IN

TOTAL SYSTEM

Frequency Variation

fvar

All timing in the specification is

subject to this variation.

±15

Start-Up-Time

3), 4), 5)

(Power-up to data ready)

tSTA

4MHz(EEPROM locked)

4MHz(EEPROM unlocked)

2.8

7.3

3.2

8.4

1MHz(EEPROM locked)

1MHz(EEPROM unlocked)

6.0

10.4

6.9

Response Time

3), 4), 5)

(Time to data ready)

fmeas

4MHz

0.5

1MHz

1.6

Overall Linearity Error

6), 7), 8)

ELIND

Within 5% to 95% of full-scale

differential input.

±0.05

%FSO

Overall Ratiometricity Error

6), 9)

REout

VDD ± 10%

±0.025

±0.1

%FSO

Overall Absolute Error

6), 10)

ACout

-25°C to +85°C, VDD ± 10%

±0.1

%FSO

-40°C to +125°C, VDD ± 10%

±0.25

%FSO

Measured at highest PreAmp_Gain setting and -1/2 to 1/2 A2D_Offset setting.

Parameter not tested during production test but guaranteed by design.

In Update Rate Mode at fastest update rate.

See section 3.1 for more details.

Parameter indirectly tested during production test.

Bridge input to digital output.

For applications where Vdd <3.5V using A2D offsets 15/16, 7/8, 1/8, or 1/16, a slight overall linearity improvement of 0.015% FSO can be achieved.

FSO = percent full-scale output.

For high preamp gain (

≥96) in conjunction with high clock frequency and normal integration (4MHz, longInt=0), the ratiometricity error can be ≤0.3%.

10)

For applications requiring high preamp gain (

≥96) in conjunction with a high clock frequency (4 MHz), calibration using three temperature points is

required in order to achieve the specified “Overall Absolute Error.” If calibration is performed using only two temperature points, the specified

maximum error values must be increased by a factor of 3. A calibration using only one temperature point is not recommended for applications with

high preamp gain (

≥96) in conjunction with a high clock frequency (4 MHz).

ZSC31014 Datasheet(PDF) 8 Page - Integrated Device Technology

ZSC31014 Datasheet(HTML) 8 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL