Electronic Components Datasheet Search
  English  ▼

X  

DS2196 Datasheet(PDF) 15 Page - Dallas Semiconductor

Part # DS2196
Description  T1 Dual Framer LIU
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2196 Datasheet(HTML) 15 Page - Dallas Semiconductor

Back Button DS2196 Datasheet HTML 11Page - Dallas Semiconductor DS2196 Datasheet HTML 12Page - Dallas Semiconductor DS2196 Datasheet HTML 13Page - Dallas Semiconductor DS2196 Datasheet HTML 14Page - Dallas Semiconductor DS2196 Datasheet HTML 15Page - Dallas Semiconductor DS2196 Datasheet HTML 16Page - Dallas Semiconductor DS2196 Datasheet HTML 17Page - Dallas Semiconductor DS2196 Datasheet HTML 18Page - Dallas Semiconductor DS2196 Datasheet HTML 19Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 157 page
background image
DS2196
15 of 157
Signal Name:
RLOSA/B / LOTCA/B
Signal Description:
Receive Loss of Sync / Loss of Transmit Clock
Signal Type:
Output
A dual function output that is controlled by the CCR3.5 control bit. This pin can be programmed to either toggle
high when the synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not
been toggled for 5
msec.
Signal Name:
RBPVA/B
Signal Description:
Receive BPV
Signal Type:
Output
This pin will toggle high for one RCLKA or RCLKB clock cycle for each bipolar Violation (BPV) detected by the
framer.
Signal Name:
RPOSIA/B
Signal Description:
Receive Positive Data Input
Signal Type:
Input
Sampled on the falling edge of RCLKIA and either rising or falling edge of RCLKIB for data to be clocked
through the receive side framer. RPOSIA
/B and RNEGIA/B can be tied together for a NRZ interface.
RPOSIA be internally connected to RPOSLO via the CCR4A.2 control bit.
Signal Name:
RNEGIA/B
Signal Description:
Receive Negative Data Input
Signal Type:
Input
Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSIA/B and
RNEGIA/B can be tied together for a NRZ interface. RNEGIA be internally connected to RNEGLO via the
CCR4A.2 control bit.
Signal Name:
RCLKIA/B
Signal Description:
Receive Clock Input
Signal Type:
Input
Signal used to clock data through the receive side framers. RCLKIA can be internally connected to RCLKLO via
the CCR4A.2 control bit.
User Port Pins
Signal Name:
UOP0/1/2/3
Signal Description:
User Output Port
Signal Type:
Output
These output port pins can be set low or high via the CCR7B.0 to CCR7B.3 control bits. The pins are forced low
on power-up.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com