Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DAC38RF86 Datasheet(PDF) 85 Page - Texas Instruments

Click here to check the latest version.
Part # DAC38RF86
Description  Dual- or Single-Channel, Single-Ended, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip GSM PLL
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC38RF86 Datasheet(HTML) 85 Page - Texas Instruments

Back Button DAC38RF86 Datasheet HTML 81Page - Texas Instruments DAC38RF86 Datasheet HTML 82Page - Texas Instruments DAC38RF86 Datasheet HTML 83Page - Texas Instruments DAC38RF86 Datasheet HTML 84Page - Texas Instruments DAC38RF86 Datasheet HTML 85Page - Texas Instruments DAC38RF86 Datasheet HTML 86Page - Texas Instruments DAC38RF86 Datasheet HTML 87Page - Texas Instruments DAC38RF86 Datasheet HTML 88Page - Texas Instruments DAC38RF86 Datasheet HTML 89Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 141 page
background image
85
DAC38RF86, DAC38RF87
DAC38RF97, DAC38RF96
www.ti.com
SLASEF4 – FEBRUARY 2017
Product Folder Links: DAC38RF86 DAC38RF87 DAC38RF97 DAC38RF96
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
8.5.29 Sync Source Control 1 Register (address = 0x27) [reset = 0x1144]
Figure 80. Sync Source Control 1 Register (SYNCSEL1)
15
14
13
12
11
10
9
8
0
0
0
0
0
0
0
x
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7
6
5
4
3
2
1
0
0
0
1
0
0
1
1
1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 70. SYNCSEL1 Field Descriptions
Bit
Field
Type
Reset
Description
15:12
SYNCSEL_MIXERAB
R/W
0x1
Controls the syncing of the double buffered SPI registers for the
mixerAB block. These bits are enables so a ‘1’ in the bit place
allows the sync to pass to the block.
bit 0 = auto-sync from SPI register write
bit 1 = sysref
bit 2 = sync_out from JESD
bit 3 = mem_spi_sync
11:8
SYNCSEL_MIXERCD
R/W
0x1
Controls the syncing of the double buffered SPI registers for the
mixerCD block. These bits are enables so a ‘1’ in the bit place
allows the sync to pass to the block.
bit 0 = auto-sync from SPI register write
bit 1 = sysref
bit 2 = sync_out from JESD
bit 3 = mem_spi_sync
7:4
SYNCSEL_NCOAB
R/W
0x4
Controls the syncing of NCOAB accumulators. These bits are
enables so a ‘1’ in the bit place allows the sync to pass to the
block.
bit 0 = ‘0’
bit 1 = sysref
bit 2 = sync_out from JESD
bit 3 = mem_spi_sync
3:0
SYNCSEL_NCOCD
R/W
0x4
Controls the syncing of NCOCD accumulators. These bits are
enables so a ‘1’ in the bit place allows the sync to pass to the
block.
bit 0 = ‘0’
bit 1 = sysref
bit 2 = sync_out from JESD
bit 3 = mem_spi_sync



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com