| Electronic Components Datasheet Search |
|
M21050 Datasheet(PDF) 52 Page - M/A-COM Technology Solutions, Inc. |
|
|
|||||||||||||||||||||||||||||
M21050 Datasheet(HTML) 52 Page - M/A-COM Technology Solutions, Inc. |
|
52 / 70 page ![]() 44 Mindspeed Technologies™ 21050-DSH-001-F Mindspeed Proprietary and Confidential M21050 Data Sheet 3.4 Input/Output Specifications Table 3-4. Two-Wire Serial Interface CMOS I/O Electrical Specifications Symbol Parameter Notes Minimum Typical Maximum Units VOH Output logic high IOH = –3 mA 1, 2 0.8 x DVdd_I/O DVdd_I/O —V VOL Output logic low IOL = 24 mA 1, 2 — 0.0 0.2 x DVdd_I/O V IOL Output current (logic low) 10 — 10 mA IOH Output current (logic high) 110 — — mA VIH Input logic high 1 0.75 x DVdd_I/O —3.6 V VIL Input logic low 1 0 — 0.25 x DVdd_I/O V IIH Input current (logic high) 1 –100 — 100 µA IIL Input current (logic low) 1 –100 — 100 µA tr Output rise time (20-80%) 1 — — 250 ns tf Output fall time (20-80%) 1 — — 250 ns C2wire Input capacitance of MF4 & MF5 in two-wire interface 1, 3— — 10pF Notes: 1. Specified at recommended operating conditions – see Table 3-2. 2. DVdd_I/O can be chosen independently from AVdd_I/O. 3. Two-wire serial output mode can drive 500 pF. Table 3-5. High-Speed Input Electrical Specifications Symbol Parameter Notes Minimum Typical Maximum Units DRIN Input signal data-rate 1, 3 1 — 3.2 Gbps VID Input differential voltage (P-P) 1, 3, 4 125 — 2000 mV VICM Input common-mode voltage 1 800 — AVdd_Core mV RIN Input termination to VddT 1, 6 45 50 65 Ω S11 Input return loss (40 MHz to 2.5 GHz) 1 — –15.0 — dB S11 Input return loss (2.5 GHz to 5 GHz) 1— –5.0 — dB — Maximum DC input current 1, 5 — — 25 mA Notes: 1. Specified at recommended operation conditions – see Table 3-2. 2. Designed for seamless interface to PCML. 3. Example 1200 mVpp differential = 600 mVpp for each single-ended terminal. 4. Minimum input level defined as error free operation at 10-12 BER. 5. Computed as the current through 50 ohms from the voltage difference between the input voltage common mode to VddT. 6. See Figure 3-1 for input termination circuit. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |