Electronic Components Datasheet Search
  English  ▼

X  

SC2200 Datasheet(PDF) 332 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # SC2200
Description  Thin Client On a Chip
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

SC2200 Datasheet(HTML) 332 Page - National Semiconductor (TI)

Back Button SC2200 Datasheet HTML 328Page - National Semiconductor (TI) SC2200 Datasheet HTML 329Page - National Semiconductor (TI) SC2200 Datasheet HTML 330Page - National Semiconductor (TI) SC2200 Datasheet HTML 331Page - National Semiconductor (TI) SC2200 Datasheet HTML 332Page - National Semiconductor (TI) SC2200 Datasheet HTML 333Page - National Semiconductor (TI) SC2200 Datasheet HTML 334Page - National Semiconductor (TI) SC2200 Datasheet HTML 335Page - National Semiconductor (TI) SC2200 Datasheet HTML 336Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 332 / 433 page
background image
www.national.com
332
Revision 3.0
Video Processor Module (Continued)
6.2.6
TFT Interface
The TFT interface can be programmed to one of two sets of
balls: IDE balls or Parallel Port balls. PMR[23] of the Gen-
eral Configuration registers program where the TFT inter-
face exists (see Table 3-2 on page 81).
Note:
If the TFT interface is on the IDE balls, the maxi-
mum FPCLK supported is 40 MHz. If the TFT inter-
face is on the Parallel Port balls the maximum
FPCLK supported is 80 MHz.
Support for a TFT panel requires power sequencing and an
18-bit (6-bit RGB), digital output. The relevant digital output
signals are available from the SC2200.
TFT output signals are:
• TFTD[5:0] for blue signals
• TFTD[11:6] for green signals
• TFTD[17:12] for red signals
• HSYNC and VSYNC - sync signals
• TFTDCK - data clock signal.
• TFTDE - data enable signal.
• FP_VDD_ON - power control signal
Power Sequence
Power
sequence
is
used
to
control
assertion
of
FP_VDD_ON and TFTD signals.
All bits related to power sequence configuration are located
in the Display Configuration register (F4BAR0+Memory
Offset 04h).
After enabling CRT_EN (bit 0), and FP_PWR_EN (bit 6),
the state machine waits until the next VSYNC to switch on
the FP_VDD_ON signal. The state machine then asserts
the TFTD[17:0] signals after the delay programmed via
PWR_SEQ_DLY (bits [19:17]) When FP_PWR_EN (bit 6)
is set to 0, the reverse sequence happens for powering
down the TFT.
Figure 6-14. TFT Power Sequence
FP_VDD_ON
FP_PWR_EN
TFTD[17:0],
HSYNC, VSYNC,
TFTDE, TFTDCK
T1
T1
T0+T1
T0
T0 is time to next VSYNC
T1 is a programmable multiple of frame time
bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com