Electronic Components Datasheet Search
  English  ▼

X  

WM8235 Datasheet(PDF) 57 Page - Cirrus Logic

Part # WM8235
Description  210MSPS 9-Channel AFE with Sensor
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8235 Datasheet(HTML) 57 Page - Cirrus Logic

Back Button WM8235 Datasheet HTML 53Page - Cirrus Logic WM8235 Datasheet HTML 54Page - Cirrus Logic WM8235 Datasheet HTML 55Page - Cirrus Logic WM8235 Datasheet HTML 56Page - Cirrus Logic WM8235 Datasheet HTML 57Page - Cirrus Logic WM8235 Datasheet HTML 58Page - Cirrus Logic WM8235 Datasheet HTML 59Page - Cirrus Logic WM8235 Datasheet HTML 60Page - Cirrus Logic WM8235 Datasheet HTML 61Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 154 page
background image
WM8235
Rev 4.6
57
CLAMP CONFIGURATION
Clamp configuration is the setting for clamp modes and clamp timing configuration in line clamp mode.
See
“Reset Level Clamping (RLC)” section and “CDS/Non-CDS Processing” section for details of
configuring this register.
TG enabled: This must be enabled when AGC function is used.
Line clamp configuration: Line clamp operation is enabled during CLAMP_RISE ~ CLAMP_FALL
period. Also, the source follower should be set to prevent clamp voltage drop in line clamp mode.
Pixel clamp (Bit clamp) mode: The pixel clamping is enabled during RSMP = high period. This mode
can be used in CDS operation only.
0x04[1]
CLPMD=1
0x05[1] SF_INP
0x05[0] SF_VRLC
Source follower
configuration (*2)
Clamp timing
configuration
0xB9,0xBA CLAMP_RISE
0xBB,0xBC CLAMP_FALL
Clamp configuration
Pixel clamp mode (*3)
Clamp mode
selection
0x04[1]
CLPMD=0
Line length
configuration
TG
enabled
0xA1,0xA2 LLENGTH
0xA0[0] TG_EN
TG mode
selection
Master mode
0xA0[1] TGMD=1
Slave mode
0xA0[1] TGMD=0
TG enabled (*1)
Line clamp configuration
Bit clamp
Line clamp
Figure 42 Clamp Configuration
Notes:
1. This must be set when Line clamp is used.
2. SF_INP and SF_VRLC must be set both when source follower enabled
3. Pixel clamp can be used in CDS operation only.
VRLC CONFIGURATION
VRLC configuration is the setting for VRLC voltage, which is used for input signal clamp voltage at line
clamp operation. The VRLC voltage is also used as the reference level of non-CDS (S/H) operation.
See
“Reset Level Clamping (RLC)” section and “CDS/Non-CDS Processing” section for details of
configuring this register.
0x06[4:0] VRLC_VSEL
VRLC output voltage
configuration
0x04[7] VRLC_TOP_SEL
VRLC output range
configuration
VRLC configuration
0x06[7]
VRLCEN=0
VRLC disabled
(External VRLC operation)
VRLC
configuration
0x06[7]
VRLCEN=1
Figure 43 VRLC Configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com