Electronic Components Datasheet Search
  English  ▼

X  

WM8235 Datasheet(PDF) 62 Page - Cirrus Logic

Part # WM8235
Description  210MSPS 9-Channel AFE with Sensor
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8235 Datasheet(HTML) 62 Page - Cirrus Logic

Back Button WM8235 Datasheet HTML 58Page - Cirrus Logic WM8235 Datasheet HTML 59Page - Cirrus Logic WM8235 Datasheet HTML 60Page - Cirrus Logic WM8235 Datasheet HTML 61Page - Cirrus Logic WM8235 Datasheet HTML 62Page - Cirrus Logic WM8235 Datasheet HTML 63Page - Cirrus Logic WM8235 Datasheet HTML 64Page - Cirrus Logic WM8235 Datasheet HTML 65Page - Cirrus Logic WM8235 Datasheet HTML 66Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 154 page
background image
WM8235
62
Rev 4.6
TG PULSE CONFIGURATION
Figure 49 shows the procedure for TG Pulse Configuration. CLK2~CLK8 can be configured as pulse
type output. See
“Sensor Timing Generation” section for details of TG function.
TG enabled: This must be enabled when TG pulse function is used.
Toggle point configuration: Pulse toggle timing is configured by toggle point setting (TP0~TP31).
TP* register consists of toggle point setting bit (TP pixel counter value bit) and enable bit. The enable
bit must be set when TP is used. Unused TP can be disabled, but this must be followed Note-1 as
described below.
PO0~PO7 configuration: PO0~PO7 are internal pulse for CLK pulse output. Pulse toggle timing is
configured by polarity setting register (0x117~0x136 POL*_PO*).
CLK2~6 pulse out configuration: CLK2~CLK6 can select output signal type, clock type or pulse type
by SEL_CK* register bit. This register must be set when pulse output is required.
PO assignment: Internal PO* pulse will be assigned to CLK2~CLK8 pin with this register.
TG Pulse configuration
Line length
configuration
TG
enabled
0xA1,0xA2 LLENGTH
0xA0[0] TG_EN
TG mode
selection
Master mode
0xA0[1] TGMD=1
Slave mode
0xA0[1] TGMD=0
TG enabled
CLK pin
enabled
0xA5 OE_CK*=1
TG signal output
enabled
0xA9 EN_CK*=1
TG output enabled
Toggle point
Configuration (*1)
0xCF~0x10E
TP*, GEN_TP0, EN_TP*
PO0~PO7
configuration
0x117~0x136 POL*_PO*
CLK2~6 pulse out
Configuration
0xAB~0xAD SEL_CK*=1
Pulse configuration
PO assignment
0xAB~0xAE SEL_PCK*
Figure 49 TG Pulse Configuration
Notes:
1. When configure Toggle point (TP), it must be used from TP0 in ascending order. Also, TP pixel
counter value
must be set as TP0<TP1<TP2 …..



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com