AD9633 datasheet(25/42 Pages) AD

25 / 42 page

AD9633

Data Sheet

Rev. B | Page 24 of 41

If the internal reference of the AD9633 is used to drive multiple

converters to improve gain matching, the loading of the reference

by the other converters must be considered. Figure 59 shows

how the internal reference voltage is affected by loading.

–0.5

–1.0

–1.5

–2.0

–2.5

–3.0

–3.5

–4.0

–4.5

–5.0

3.0

2.5

2.0

1.5

1.0

0.5

LOAD CURRENT (mA)

INTERNAL VREF = 1V

Figure 59. VREF Error vs. Load Current

External Reference Operation

The use of an external reference may be necessary to enhance

the gain accuracy of the ADC or improve thermal drift charac-

teristics. Figure 60 shows the typical drift characteristics of the

internal reference in 1.0 V mode.

–8

–40

TEMPERATURE (°C)

–6

–4

–2

–15

Figure 60. Typical VREF Drift

When the SENSE pin is tied to AVDD, the internal reference is

disabled, allowing the use of an external reference. An internal

reference buffer loads the external reference with an equivalent

7.5 kΩ load (see Figure 53). The internal buffer generates the

positive and negative full-scale references for the ADC core. There-

fore, the external reference must be limited to a maximum of 1.0 V.

It is not recommended to leave the SENSE pin floating.

CLOCK INPUT CONSIDERATIONS

For optimum performance, clock the AD9633 sample clock

inputs, CLK+ and CLK−, with a differential signal. The signal is

typically ac-coupled into the CLK+ and CLK− pins via a

transformer or capacitors. These pins are biased internally (see

Figure 47) and require no external bias.

Clock Input Options

The AD9633 has a flexible clock input structure. The clock

input can be a CMOS, LVDS, LVPECL, or sine wave signal.

Regardless of the type of signal being used, clock source jitter is of

the most concern, as described in the Jitter Considerations

section.

Figure 61 and Figure 62 show two preferred methods for clock-

ing the AD9633 (at clock rates up to 1 GHz prior to internal CLK

divider). A low jitter clock source is converted from a single-ended

signal to a differential signal using either an RF transformer or an

RF balun.

The RF balun configuration is recommended for clock frequencies

between 125 MHz and 1 GHz, and the RF transformer is recom-

mended for clock frequencies from 10 MHz to 200 MHz. The

antiparallel Schottky diodes across the transformer/balun

secondary winding limit clock excursions into the AD9633 to

approximately 0.8 V p-p differential.

This limit helps prevent the large voltage swings of the clock

from feeding through to other portions of the AD9633 while

preserving the fast rise and fall times of the signal that are criti-

cal to achieving low jitter performance. However, the diode

capacitance comes into play at frequencies above 500 MHz.

Care must be taken in choosing the appropriate signal limiting

diode.

0.1µF

SCHOTTKY

DIODES:

HSMS2822

CLOCK

INPUT

50Ω

100Ω

CLK–

CLK+

ADC

Mini-Circuits®

ADT1-1WT, 1:1 Z

XFMR

Figure 61. Transformer-Coupled Differential Clock (Up to 200 MHz)

0.1µF

CLOCK

INPUT

0.1µF

50Ω

CLK–

CLK+

SCHOTTKY

DIODES:

HSMS2822

ADC

Figure 62. Balun-Coupled Differential Clock (Up to 1 GHz)

If a low jitter clock source is not available, another option is to

ac couple a differential PECL signal to the sample clock input

pins, as shown in Figure 64. The AD9510/AD9511/AD9512/

AD9513/AD9514/AD9515/AD9516-0/AD9516-1/AD9516-2/

AD9516-3/AD9516-4/AD9516-5/AD9517-0/AD9517-1/

AD9517-2/AD9517-3/AD9517-4 clock drivers offer excellent

jitter performance.

A third option is to ac couple a differential LVDS signal to the

sample clock input pins, as shown in Figure 65. The AD9510/

AD9511/AD9512/AD9513/AD9514/AD9515/AD9516-0/

AD9516-1/AD9516-2/AD9516-3/AD9516-4/AD9516-5/

AD9633 Datasheet(PDF) 25 Page - Analog Devices

AD9633 Datasheet(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL