AD9637 datasheet(9/41 Pages) AD

9 / 41 page

AD9637

Data Sheet

Rev. A | Page 8 of 40

ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter

Rating

Electrical

AVDD to AGND

−0.3 V to +2.0 V

DRVDD to AGND

−0.3 V to +2.0 V

Digital Outputs

(D± x, DCO+, DCO−, FCO+, FCO−) to

AGND

−0.3 V to +2.0 V

CLK+, CLK− to AGND

−0.3 V to +2.0 V

VIN+ x, VIN− x to AGND

−0.3 V to +2.0 V

SCLK/DTP, SDIO/DFS, CSB to AGND

−0.3 V to +2.0 V

SYNC, PDWN to AGND

−0.3 V to +2.0 V

RBIAS to AGND

−0.3 V to +2.0 V

VREF, SENSE to AGND

−0.3 V to +2.0 V

Environmental

Operating Temperature Range (Ambient)

−40°C to +85°C

Maximum Junction Temperature

150°C

Lead Temperature (Soldering, 10 sec)

300°C

Storage Temperature Range (Ambient)

−65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings

may cause permanent damage to the device. This is a stress

rating only; functional operation of the device at these or any

other conditions above those indicated in the operational

section of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect

device reliability.

THERMAL CHARACTERISTICS

The exposed paddle must be soldered to the ground plane for

the LFCSP package. Soldering the exposed paddle to the printed

circuit board (PCB) increases the reliability of the solder joints

and maximizes the thermal capability of the package.

Table 7. Thermal Resistance

Package

Type

Airflow

Velocity

(m/sec)

θJA1,2

θJC1,3

θJB1,4

ΨJT1,2

Unit

64-Lead

LFCSP

9 mm × 9 mm

(CP-64-4)

22.3

1.4

N/A

0.1

°C/W

1.0

19.5

N/A

11.8

0.2

°C/W

2.5

17.5

N/A

0.2

°C/W

Per JEDEC 51-7, plus JEDEC 25-5 2S2P test board.

Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

Per MIL-Std 883, Method 1012.1.

Per JEDEC JESD51-8 (still air).

Typical θJA is specified for a 4-layer PCB with a solid ground

plane. As shown Table 7, airflow improves heat dissipation,

which reduces θJA. In addition, metal in direct contact with the

package leads from metal traces, through holes, ground, and

power planes reduces θJA.

ESD CAUTION

AD9637 Datasheet(PDF) 9 Page - Analog Devices

AD9637 Datasheet(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL