| Electronic Components Datasheet Search |
|
CS62180 Datasheet(PDF) 18 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS62180 Datasheet(HTML) 18 Page - Cirrus Logic |
|
18 / 50 page ![]() Transmit Transparent Registers (TTR) The Transmit Transparent Registers allow indi- vidual DS0 channels to be programmed clear, disabling robbed bit signaling and B7 zero sup- pression for that channel (if selected, B8ZS is unaffected by transparent channels). There are 3 TTR registers: TTR1, TTR2, and TTR3. Each bit in the TTR registers corresponds to a DS0 chan- nel: TTR1.0 = channel 1, TTR1.7 = channel 8, TTR2.7 = channel 16, etc. A channel is pro- gra mmed cl ear b y sett ing the bit whic h corresponds to that channel in the appropriate TTR register. See Figure 11. Transmit Idle Registers (TIR) By setting the appropriate bits in the Transmit Idle Registers, individual DS0 channels can be replaced with the idle code selected via TCR.3 (see above). If the idle channel is not also pro- grammed clear (via TTR1 - TTR3), the code may be corrupted during signaling frames if robbed bit signaling is enabled (TCR.4 = 1). There are 3 TIR registers: TIR1, TIR2, and TIR3. Each bit in the TIR registers corresponds to a DS0 channel: TIR1.0 = channel 1, TIR1.7 = channel 8, TIR2.7 = channel 16, etc. A channel is programmed idle by setting the bit which cor- responds to that channel in the appropriate TIR register. See Figure 12. Transmission Insertion Hierarchy Figures 13a - 13c give an overview of the deci- sion hierarchy which determines the final composition of the output stream. It shows the various control options as inputs into decision branches of the flow chart, and the order in which the various optional signals are muxed into the final data stream. 7 (MSB) 6 543210 (LSB) TIR1 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 TIR2 CH16 CH15 CH14 CH13 CH12 CH11 CH10 CH9 TIR3 CH24 CH23 CH22 CH21 CH20 CH19 CH18 CH17 "0" = Normal "1" = Corresponding DS0 Channel is Replaced with Idle Code. (See TCR.3) Figure 12. Transmit Idle Registers (TIR1 - TIR3) 7 (MSB) 6 543210 (LSB) TTR1 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 TTR2 CH16 CH15 CH14 CH13 CH12 CH11 CH10 CH9 TTR3 CH24 CH23 CH22 CH21 CH20 CH19 CH18 CH17 "0" = Normal "1" = Corresponding DS0 Channel is Transparent. (Not signaling or B7 Insertion.) Figure11. Transmit Transparent Registers (TTR1 - TTR3) CS62180B 18 DS225PP2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |