Electronic Components Datasheet Search
  English  ▼

X  

AD7765 Datasheet(PDF) 23 Page - Analog Devices

Part # AD7765
Description  Sigma-Delta ADC On-Chip Buffers and Serial Interface
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7765 Datasheet(HTML) 23 Page - Analog Devices

Back Button AD7765 Datasheet HTML 19Page - Analog Devices AD7765 Datasheet HTML 20Page - Analog Devices AD7765 Datasheet HTML 21Page - Analog Devices AD7765 Datasheet HTML 22Page - Analog Devices AD7765 Datasheet HTML 23Page - Analog Devices AD7765 Datasheet HTML 24Page - Analog Devices AD7765 Datasheet HTML 25Page - Analog Devices AD7765 Datasheet HTML 26Page - Analog Devices AD7765 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 33 page
background image
AD7765
Rev. A | Page 22 of 32
POWER MODES
Low Power Mode
During power-up, the AD7765 defaults to operate in normal
power mode. There is no register write required.
The AD7765 also offers low power mode. To operate the device
in low power mode, the user sets the LPWR bit in the control
register to logic high (see Figure 37). Operating the AD7765 in
low power mode has no impact on the output data rate or
available bandwidth.
SCO (O)
CONTROL REGISTER
ADDRESS 0x0001
LOW POWER MODE
DATA 0x0004
FSI (I)
SDI (I)
32 ×
tSCO
Figure 37. Write Scheme for Low Power Mode
RESET/
The AD7765 features a
PWRDWN Mode
RESET/PWRDWN pin. Holding the
input to this pin logic low places the AD7765 in power-down
mode. All internal circuitry is reset. Apply a RESET pulse to the
AD7765 after initial power-up of the device.
The AD7765 RESET pin is polled by the rising edge of MCLK.
The AD7765 device goes into reset when an MCLK rising
senses the RESET input signal to be logic low. AD7765 comes
out of RESET on the first MCLK rising edge that senses RESET
to be logic high.
The best practice is to ensure that all transitions of RESET
occur synchronously with the falling edge of MCLK; otherwise,
adhere to the timing requirements shown in Figure 38.
RESET should be kept logic low for a minimum of 1 MCLK
period for a valid reset to occur.
In cases where multiple AD7765 devices are being synchronized
using the SYNC pulse and in the case of daisy chaining multiple
AD7765 devices, a common RESET pulse must be provided in
addition to the common
MCLK
tR MIN
1 ×
tMCLK
tR HOLD
tR SETUP
RESET
SYNC and MCLK signals.
Figure 38. RESET
DECIMATION RATE PIN
Timing Synchronous to MCLK
The decimation rate of the AD7765 is selected using the
DEC_RATE pin. Table 11 shows the voltage input settings
required for each of the three decimation rates.
Table 11. DEC_RATE Pin Settings
Decimate
DEC_RATE Pin
Maximum Output Data Rate
128×
DVDD
156.25 kHz
256×
GND
78.125 kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com