CS4103 datasheet(5/24 Pages) NSC

5 / 24 page

Revision 1.0

www.national.com

2.0

Signal Definitions

This section defines the signals and external interface of

the CS4103. Figure 2-1 shows the pins organized by their

functional groupings (internal test and electrical pins are

not shown).

2.1

PIN ASSIGNMENT

The tables in this section use several common abbrevia-

tions. Table 2-1 lists the mnemonics and their meanings.

Figure 2-2 on page 6 shows the pin assignment for the

CS4103 with Tables 2-2 and 2-3, on pages 7 and 8, listing

the pin assignments sorted by pin number and alphabeti-

callybysignalname.

Section 2.2 "Signal Descriptions" starting on page 9 pro-

vides a description for each signal within its associated

functional group.

Figure 2-1. Signal Groups

Table 2-1. Pin Type Definitions

Mnemonic

Definition

Input Pin

I/O

Bidirectional Pin

OOutput

t/s

TRI-STATE Signal

VDD

2.5V Core Power Supply

VDDIO

3.3V I/O Power Supply

VSS

Ground Connection

TPA[0:2]+

TPA[0:2]–

TBA[0:2]+

TPB[0:2]–

TPBIAS[0:2]

DATA[0:7]

CTRL[0:1]

LREQ

SCLK

LPS

LOCKIND

PHY-Link

Interface

Geode™

CS4103

Transceiver/

DIRECT

Clock/Crystal

and

LNKON

PC0

PC1

PC2

Power to/from

Bus

CPS

1394 Cable

Connections

RESET#

Reset

Connection

CS4103 Datasheet(PDF) 5 Page - National Semiconductor (TI)

CS4103 Datasheet(HTML) 5 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL