Electronic Components Datasheet Search
  English  ▼

X  

LTM2889 Datasheet(PDF) 23 Page - Linear Technology

Part # LTM2889
Description  Isolated CAN FD 關Module Transceiver and Power
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTM2889 Datasheet(HTML) 23 Page - Linear Technology

Back Button LTM2889 Datasheet HTML 19Page - Linear Technology LTM2889 Datasheet HTML 20Page - Linear Technology LTM2889 Datasheet HTML 21Page - Linear Technology LTM2889 Datasheet HTML 22Page - Linear Technology LTM2889 Datasheet HTML 23Page - Linear Technology LTM2889 Datasheet HTML 24Page - Linear Technology LTM2889 Datasheet HTML 25Page - Linear Technology LTM2889 Datasheet HTML 26Page - Linear Technology LTM2889 Datasheet HTML 27Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 30 page
background image
LTM2889
23
2889fa
For more information www.linear.com/LTM2889
APPLICATIONS INFORMATION
Ideal Passive Behavior to CAN Bus With Supply Off
When the power supply is removed or the chip is in shut-
down, the CANH and CANL pins are in a high impedance
state. The receiver inputs are isolated from the CANH and
CANL nodes by FET switches which open in the absence
of power, thereby preventing the resistor dividers on the
receiver input from loading the bus. The high impedance
state of the receiver is limited by ESD clamps inboard of
the 40k input resistors to a typical range of –0.5V to 11V.
Forbusvoltagesoutsidethisrange,thecurrentflowinginto
the receiver is governed by the conduction voltages of the
ESD device and the 40k nominal receiver input resistance.
DeviceNet Compatibility
DeviceNet is a network standard based on the CAN bus.
The DeviceNet standard places requirements on the trans-
ceiver that exceed those of the ISO 11898-2 standard.
The LTM2889 meets the DeviceNet requirements listed
in Table 2.
DeviceNet employs a 5-pin connector with conductors for
Power+, Power–, CANH, CANL, and Drain. The power is
24VDC, and the Drain wire is connected to the cable shield
for shielded cables. The Power– pin may be connected to
LTM2889 GND2, but the Power+ must not be connected
to the LTM2889 VCC2 pin.
Table 2: DeviceNet Requirements
PARAMETER
DeviceNet
REQUIREMENT
ISO 11898-2
REQUIREMENT
LTM2889
Number of Nodes
64
N/A
166
Minimum Differential
Input Resistance
20k
10k
50k
Differential Input
Capacitance
25pF (Max)
10pF (Nom)
8.4pF (Typ)
(Note 6)
Bus Pin Voltage Range
(Survivable)
–25V to 18V
–3V to 16V
(for 12V Battery)
–60V to 60V
Bus Pin Voltage Range
(Operation)
–5V to 10V
–2V to 7V
–36V to 36V
(VCC = 5V)
Connector Mis-Wiring
Tests, All Pin-Pin
Combinations
±18V
N/A
±60V
(See Below)
The DeviceNet mis-wiring tests involve connecting an
18V supply to each of the 20 possible pin pair/polarity
combinations on the 5-pin connector. The ±60V tolerance
of the LTM2889 with respect to GND2 ensures that the
LTM2889willpassallthemis-wiringtestswithoutdamage.
PCB Layout Considerations
The high integration of the LTM2889 makes PCB layout
very simple. However, to optimize its electrical isolation
characteristics, EMI, and thermal performance, some
layout considerations are necessary.
• Under heavily loaded conditions PVCC and GND current
can exceed 300mA. Sufficient copper must be used
on the PCB to insure resistive losses do not cause the
supply voltage to drop below the minimum allowed
level. Similarly, the VCC2 and GND2 conductors must
be sized to support any external load current. These
heavy copper traces will also help to reduce thermal
stress and improve the thermal conductivity.
• Input and Output decoupling is not required, since
these components are integrated within the package.
An additional bulk capacitor with a value of 6.8μF to
22μF with 1Ω to 3Ω of ESR is recommended. The high
ESR of this capacitor reduces board resonances and
minimizes voltage spikes caused by hot plugging of
the supply voltage. For EMI sensitive applications, an
additional low ESL ceramic capacitor of 1μF to 4.7μF,
placed as close to the power and ground terminals as
possible, is recommended. Alternatively, a number of
smaller value parallel capacitors may be used to reduce
ESL and achieve the same net capacitance.
• Do not place copper on the PCB between the inner col-
umns of pads. This area must remain open to withstand
the rated isolation voltage.
• The use of solid ground planes for GND and GND2
is recommended for non-EMI critical applications to
optimize signal fidelity, thermal performance, and to
minimize RF emissions due to uncoupled PCB trace
conduction. The drawback of using ground planes,
where EMI is of concern, is the creation of a dipole
antennastructurewhichcanradiatedifferentialvoltages
formed between GND and GND2. If ground planes are
used it is recommended to minimize their area, and
use contiguous planes as any openings or splits can
exacerbate RF emissions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com