Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LMX2572LP Datasheet(PDF) 26 Page - Texas Instruments

Click here to check the latest version.
Part # LMX2572LP
Description  2-GHz Low Power Wideband RF Synthesizer With FSK Modulation
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LMX2572LP Datasheet(HTML) 26 Page - Texas Instruments

Back Button LMX2572LP Datasheet HTML 22Page - Texas Instruments LMX2572LP Datasheet HTML 23Page - Texas Instruments LMX2572LP Datasheet HTML 24Page - Texas Instruments LMX2572LP Datasheet HTML 25Page - Texas Instruments LMX2572LP Datasheet HTML 26Page - Texas Instruments LMX2572LP Datasheet HTML 27Page - Texas Instruments LMX2572LP Datasheet HTML 28Page - Texas Instruments LMX2572LP Datasheet HTML 29Page - Texas Instruments LMX2572LP Datasheet HTML 30Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 82 page
background image
26
LMX2572LP
SNAS764 – MAY 2018
www.ti.com
Product Folder Links: LMX2572LP
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
7.6.5 Register R4 (offset = 04h) [reset = 0A43h]
Figure 32. Register R4
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
1
0
1
0
0
1
0
0
0
0
1
1
R/W-A43h
Table 11. Register R4 Field Descriptions
Bit
Field
Type Reset
Description
15 - 0
R/W
A43h
Program A43h to this field.
After programming R0 with RESET = 1, no need to program this register.
7.6.6 Register R5 (offset = 05h) [reset = 30C8h]
Figure 33. Register R5
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
1
IPBUF_T
YPE
IPBUF_T
ERM
0
0
0
1
1
0
0
1
0
0
0
R/W-1h
R/W-1h
R/W-0h
R/W-C8h
Table 12. Register R5 Field Descriptions
Bit
Field
Type Reset
Description
15 - 13
R/W
1h
Program 1h to this field.
12
IPBUF_TYPE
R/W
1h
Selects OSCin input type.
0: Differential input
1: Single-ended input
11
IPBUF_TERM
R/W
0h
Enables internal 50-Ω terminations on both OSCin and OSCin* pins. This function is
valid even if OSCin input is configured as single-ended input.
0: Normal operation
1: OSCin and OSCin* pins are internally 50-Ω terminated
10 - 0
R/W
C8h
Program C8h to this field.
7.6.7 Register R6 (offset = 06h) [reset = C802h]
Figure 34. Register R6
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
LDO_DLY
0
0
0
0
0
0
0
0
0
1
0
R/W-19h
R/W-2h
Table 13. Register R6 Field Descriptions
Bit
Field
Type Reset
Description
15 - 11
LDO_DLY
R/W
19h
LDO start up delay. Delay duration is a function of state machine clock. See Power-
Up, Wake-Up Time for details.
10 - 0
R/W
2h
Program 2h to this field.
7.6.8 Register R7 (offset = 07h) [reset = 00B2h]
Figure 35. Register R7
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
OUT_FO
RCE
0
0
0
0
0
0
1
0
1
1
0
0
1
0
R/W-0h
R/W-0h
R/W-B2h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com