T48C893 datasheet(40/82 Pages) ATMEL

40 / 82 page

T48C893

Rev. A4, 22-Jan-02

40 (82)

Timer 2 Mode Register 2 (T2M2)

Address: ’7’hex – Subaddress: ’2’hex

Bit 3

Bit 2

Bit 1

Bit 0

T2M2

T2TOP

T2OS2

T2OS1

T2OS0

Reset value: 1111b

T2TOP

Timer 2 Toggle Output Preset

This bit allows the programmer to preset the Timer 2 output T2O.

T2TOP = 0, resets the toggle outputs with the write cycle (M2 = 0)

T2TOP = 1, sets toggle outputs with the write cycle (M2 = 1)

Note: If T2R = 1, no output preset is possible

T2OS2

Timer 2 Output Select bit 2

T2OS1

Timer 2 Output Select bit 1

T2OS0

Timer 2 Output Select bit 0

Output

Mode

T2OS2

T2OS1

T2OS0

Clock Output (POUT)

Toggle mode: a Timer 2 compare match toggles the

output flip-flop (M2) –> T2O

Duty cycle burst generator 1: the DCG output signal

(DCG0) is given to the output and gated by the output

flip-flop (M2)

Duty cycle burst generator 2: the DCG output signal

(DCGO) is given to the output and gated by the SSI in-

ternal data output (SO)

Biphase modulator: Timer 2 modulates the SSI internal

data output (SO) to Biphase code

Manchester modulator: Timer 2 modulates the SSI inter-

nal data output (SO) to Manchester code

SSI output: T2O is used directly as SSI internal data

output (SO)

PWM mode: an 8/12-bit PWM mode

Not allowed

If one of these output modes is used the T2O alternate function of Port 4 must also be activated.

T48C893 Datasheet(PDF) 40 Page - ATMEL Corporation

T48C893 Datasheet(HTML) 40 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL