Electronic Components Datasheet Search
  English  ▼

X  

LPC47M192 Datasheet(PDF) 152 Page - SMSC Corporation

Part # LPC47M192
Description  LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M192 Datasheet(HTML) 152 Page - SMSC Corporation

Back Button LPC47M192 Datasheet HTML 148Page - SMSC Corporation LPC47M192 Datasheet HTML 149Page - SMSC Corporation LPC47M192 Datasheet HTML 150Page - SMSC Corporation LPC47M192 Datasheet HTML 151Page - SMSC Corporation LPC47M192 Datasheet HTML 152Page - SMSC Corporation LPC47M192 Datasheet HTML 153Page - SMSC Corporation LPC47M192 Datasheet HTML 154Page - SMSC Corporation LPC47M192 Datasheet HTML 155Page - SMSC Corporation LPC47M192 Datasheet HTML 156Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 228 page
background image
SMSC DS – LPC47M192
Page 152
Rev. 03/30/05
DATASHEET
NAME
REG OFFSET
(hex)
DESCRIPTION
Device
Disable
Register
Default = 0x00
VTR POR
22
Read/Write when
GP43 register
bits[3:2] = 01
AND
GP43 pin = 0
OR
GP43
register
bits[3:2]
≠ 01
READ-ONLY
When
GP43
register
bits[3:2]
=01 AND GP43
pin = 1
If “0” (enabled), bits[7:3] have no effect on the devices;
devices are controlled by their respective activate bits.
If “1” (disabled), bits[7:3] override the activate bits in the
configuration registers for each logical block.
Bit[0]: Floppy Write Protect.
0= no effect: floppy write protection is controlled by the
write protect pin or the forced write protect bit (bit 0 of
register 0xF1 in Logical Device 0);
1= Write Protected.
If set to 1, this bit overrides the write protect pin on the
part and the forced write protect bit.
nWRTPRT (to the FDC Core) = (nDS0 AND Force Write
Protect) OR (nDS1 AND Force Write Protect)OR
nWRTPRT (from the FDD Interface) OR Floppy Write
Protect
Note
: The Force Write Protect bit is in the FDD Option
configuration register.
Bits[2:1]: Reserved. Return 0 on read.
Bit[3]: Floppy Enable.
0=No effect: FDC controlled by its activate bit;
1=Floppy Disabled
Bit[4]: MPU-401 Serial Port Enable.
0=No effect: MPU-401 UART controlled by its activate
bit;
1=MPU-401 UART Disabled
Bit[5]: Serial Port 2 Enable.
0=No effect: UART2 controlled by its activate bit;
1=UART2 Disabled
Bit[6]: Serial Port 1 Enable.
0=No effect: UART1 controlled by its activate bit;
1=UART1 Disabled
Bit[7]: Parallel Port Enable.
0=No effect: PP controled by its activate bit;
1=PP Disabled
GP10
Default = 0x01
on VTR POR
23
(R/W)
General Purpose I/0 bit 1.0
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=J1B1 (Joystick 1, Button 1)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com