LPC47M192 datasheet(151/228 Pages) SMSC

151 / 228 page

SMSC DS – LPC47M192

Page 151

Rev. 03/30/05

DATASHEET

NAME

REG OFFSET

(hex)

DESCRIPTION

Force Disk Change

Default = 0x03 on

VCC

POR,

PCI

Reset and VTR POR

(R/W)

Force Disk Change

Bit[0] Force Disk Change for FDC0

0=Inactive

1=Active

Bit[1] Force Disk Change for FDC1

0=Inactive

1=Active

Force Change 0 and 1 can be written to 1 but are not

clearable by software.

Force Change 0 is cleared on nSTEP and nDS0

Force Change 1 is cleared on nSTEP and nDS1

DSKCHG (FDC DIR Register, Bit 7) = (nDS0 AND Force

Change 0) OR (nDS1 AND Force Change 1) OR

nDSKCHG

Setting either of the Force Disk Change bits active ‘1’

forces the FDD nDSKCHG input active when the

appropriate drive has been selected.

Bit[7:2] Reserved

Floppy Data Rate

Select Shadow

(R)

Floppy Data Rate Select Shadow

Bit[0] Data Rate Select 0

Bit[1] Data Rate Select 1

Bit[2] PRECOMP 0

Bit[3] PRECOMP 1

Bit[4] PRECOMP 2

Bit[5] Reserved

Bit[6] Power Down

Bit[7] Soft Reset

UART1

FIFO

Control Shadow

(R)

UART FIFO Control Shadow 1

Bit[0] FIFO Enable

Bit[1] RCVR FIFO Reset

Bit[2] XMIT FIFO Reset

Bit[3] DMA Mode Select

Bit[5:4] Reserved

Bit[6] RCVR Trigger (LSB)

Bit[7] RCVR Trigger (MSB)

UART2 FIFO Control

Shadow

(R)

UART FIFO Control Shadow 2

Bit[0] FIFO Enable

Bit[1] RCVR FIFO Reset

Bit[2] XMIT FIFO Reset

Bit[3] DMA Mode Select

Bit[5:4] Reserved

Bit[6] RCVR Trigger (LSB)

Bit[7] RCVR Trigger (MSB)

LPC47M192 Datasheet(PDF) 151 Page - SMSC Corporation

LPC47M192 Datasheet(HTML) 151 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL