Electronic Components Datasheet Search
  English  ▼

X  

FM8PC71AM Datasheet(PDF) 18 Page - Feeling Technology Corp.

Part # FM8PC71AM
Description  FTC 8-Bit Micro-Controller With 12-bits ADC
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FEELING [Feeling Technology Corp.]
Direct Link  http://www.feeling-tech.com.tw/
Logo FEELING - Feeling Technology Corp.

FM8PC71AM Datasheet(HTML) 18 Page - Feeling Technology Corp.

Back Button FM8PC71AM Datasheet HTML 14Page - Feeling Technology Corp. FM8PC71AM Datasheet HTML 15Page - Feeling Technology Corp. FM8PC71AM Datasheet HTML 16Page - Feeling Technology Corp. FM8PC71AM Datasheet HTML 17Page - Feeling Technology Corp. FM8PC71AM Datasheet HTML 18Page - Feeling Technology Corp. FM8PC71AM Datasheet HTML 19Page - Feeling Technology Corp. FM8PC71AM Datasheet HTML 20Page - Feeling Technology Corp. FM8PC71AM Datasheet HTML 21Page - Feeling Technology Corp. FM8PC71AM Datasheet HTML 22Page - Feeling Technology Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 73 page
background image
FM8PC71AM
This datasheet contains new product information. Feeling Technology reserves the rights to modify the product specification without notice.
No liability is assumed as a result of the use of this product. No rights under any patent accompany the sales of the product.
P.18
R1.1.004, Aug 7, 2017
FM8PC71AM
遠翔科技
Feeling Technology
2.3 Status Register
This register contains the arithmetic status of the ALU, the RESET status.
If the STAUTS Register the destination for an instruction the affects the Z, DC or C bits, then the write to these three
bits disabled. These bits are set or cleared according to the logic. Furthermore, the /TO and /PD bits are not writable.
Address 03H: Status Register(STATUS)
Bits
7
6
5
4
3
2
1
0
Name
Revered
Revered
Revered
/TO
/PD
Z
DC
C
Read/Write R
R
R/W
R
R
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
Bit[4] : /TO
WDT overflow flag bit.
1 = After power on or by the CLRWDT or SLEEP instruction.
0 = A watch-dog time overflow.
Bit[3] : /PD
Power down flag flag.
1 = After power on or by the CLRWDT instruction.
0 = By the SLEEP instruction.
Bit[2] : Z
Zero flag
1 = The result of a logic operation is zero.
0 = The result of a logic operation is not zero.
Bit[1] : DC
Auxiliary carry flag or borrow flag
ADDAR, ADDIA
1 = A carry from the 4
th low order bit of the result occurred.
0 = A carry from the 4
th low order bit of the result did not occur.
SUBAR, SUBIA
1 = A borrow from the 4
th low order bit of the result did not occur.
0 = A borrow from the 4
th low order bit of the result occurred.
Bit[0] : C
Carry flag or borrow flag.
ADDAR, ADDIA, RLR
1 = A carry occurred.
0 = A Carry did not occur.
SUBAR, ADDIA, RRR
1 = A borrow did not occurred.
0 = A borrow occurred.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com