Electronic Components Datasheet Search
  English  ▼

X  

82845MP Datasheet(PDF) 63 Page - Intel Corporation

Part # 82845MP
Description  Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82845MP Datasheet(HTML) 63 Page - Intel Corporation

Back Button 82845MP Datasheet HTML 59Page - Intel Corporation 82845MP Datasheet HTML 60Page - Intel Corporation 82845MP Datasheet HTML 61Page - Intel Corporation 82845MP Datasheet HTML 62Page - Intel Corporation 82845MP Datasheet HTML 63Page - Intel Corporation 82845MP Datasheet HTML 64Page - Intel Corporation 82845MP Datasheet HTML 65Page - Intel Corporation 82845MP Datasheet HTML 66Page - Intel Corporation 82845MP Datasheet HTML 67Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 157 page
background image
Intel
® 82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
63
R
3.7.19.
DERRSYN – DRAM Error Syndrome Register
Address Offset:
86h
Default Value:
00hb
Access:
Read Only
Size:
8 bits
This register is used to report the ECC syndromes for each quadword of a 32-Byte aligned data quantity
read from the DRAM array.
Bit
Description
7:0
DRAM ECC Syndrome (DECCSYN) (RO): After a DRAM ECC error, hardware loads this field with
a syndrome that describes the set of bits found to be in error.
Note: that this field is locked from the time that it is loaded up to the time when the error flag is
cleared by software. If the first error was a single bit, correctable error, then a subsequent multiple
bit error will overwrite this field. In all other cases, an error that occurs after the first error and
before the error flag has been cleared by software will escape recording.
3.7.20.
EAP – Error Address Pointer Register – Device #0
Address Offset:
8C-8Fh
Default Value:
0000_0000h
Access:
Read Only
Size:
32 bits
This register stores the DRAM address when an ECC error occurs.
Bit
Description
31:30
Reserved
29:1
Error Address Pointer (EAP): This field is used to store the 4-KB block of main memory of which
an error (single bit or multi-bit error) has occurred.
Note: that the value of this bit field represents the address of the first single or the first multiple bit
error occurrence after the error flag bits in the ERRSTS register have been cleared by software. A
multiple bit error will overwrite a single bit error. Once the error flag bits are set as a result of an error,
this bit field is locked and doesn’t change as a result of a new error.
0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com