Electronic Components Datasheet Search
  English  ▼

X  

AM386SX Datasheet(PDF) 11 Page - Advanced Micro Devices

Part # AM386SX
Description  High-Performance, Low-Power, Embedded Microprocessors
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM386SX Datasheet(HTML) 11 Page - Advanced Micro Devices

Back Button AM386SX Datasheet HTML 7Page - Advanced Micro Devices AM386SX Datasheet HTML 8Page - Advanced Micro Devices AM386SX Datasheet HTML 9Page - Advanced Micro Devices AM386SX Datasheet HTML 10Page - Advanced Micro Devices AM386SX Datasheet HTML 11Page - Advanced Micro Devices AM386SX Datasheet HTML 12Page - Advanced Micro Devices AM386SX Datasheet HTML 13Page - Advanced Micro Devices AM386SX Datasheet HTML 14Page - Advanced Micro Devices AM386SX Datasheet HTML 15Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 30 page
background image
FINAL
Am386SX/SXL/SXLV Microprocessors Data Sheet
11
READY
Bus Ready (Active Low; Input)
Terminates the bus cycle initiated by ADS.
RESET
Reset (Active High; Input)
Suspends any operation in progress and places the
Am386SX/SXL/SXLV microprocessor in a known reset
state.
SMI (Am386SXLV Only)
System Management Interrupt (Active Low; I/O)
A non-maskable interrupt pin that signals to the
Am386SXLV microprocessor to suspend execution
and enter System Management Mode. SMI has an in-
ternal pull-up resistor. SMI has a dynamic internal
pull-up resistor that is disabled when the processor is
in SMM. SMI is not three-stated during Hold Acknowl-
edge bus cycles.
SMIADS (Am386SXLV Only)
SMI Address Status (Active Low; Output)
When active, this pin indicates that a valid bus cycle
definition and address (W/R, D/C, M/IO, BHE, BLE,
and A23–A1) are being driven at the Am386SXLV mi-
croprocessor pins while in the System Management
mode. Bus cycles initiated by SMIADS must be termi-
nated by SMIRDY.
SMIRDY (Am386SXLV Only)
SMI Ready (Active Low; Input)
This input terminates the current bus cycle to the SMM
mode address space in the same manner the READY
pin does for the normal mode address space. SMIRDY
has an internal pull-up resistor. READY and SMIRDY
must not be tied together.
VCC
System Power (Input)
Provides the 5 V nominal DC supply input.
VSS
System Ground (Input)
Provides the 0-V connection from which all inputs and
outputs are measured.
W/R
Write/Read (Output)
A bus cycle definition pin that distinguishes write cycles
from read cycles.
LOGIC SYMBOL
23
2
16
HOLD
HLDA
ERROR
NMI
LOCK
NA
INTR
PEREQ
READY
RESET
ADS
CLK2
D/C
D15–D0
BLE, BHE
A23–A1
M/IO
Bus Arbitration
Control
W/R
BUSY
Data Bus
Interrupt
Control
Math
Coprocessor
Control
Bus
Cycle
Definition
Bus
Cycle
Control
Address
Bus
2X Clock
16305C–003
FLT
Float
SMIRDY
System
Management
Control*
Mode
SMIADS
SMI
IIBEN
Am386SXLV
Microprocessor
*On Am386SXLV only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com