Electronic Components Datasheet Search
  English  ▼

X  

AM386SX Datasheet(PDF) 14 Page - Advanced Micro Devices

Part # AM386SX
Description  High-Performance, Low-Power, Embedded Microprocessors
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM386SX Datasheet(HTML) 14 Page - Advanced Micro Devices

Back Button AM386SX Datasheet HTML 10Page - Advanced Micro Devices AM386SX Datasheet HTML 11Page - Advanced Micro Devices AM386SX Datasheet HTML 12Page - Advanced Micro Devices AM386SX Datasheet HTML 13Page - Advanced Micro Devices AM386SX Datasheet HTML 14Page - Advanced Micro Devices AM386SX Datasheet HTML 15Page - Advanced Micro Devices AM386SX Datasheet HTML 16Page - Advanced Micro Devices AM386SX Datasheet HTML 17Page - Advanced Micro Devices AM386SX Datasheet HTML 18Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 30 page
background image
14
Am386SX/SXL/SXLV Microprocessors Data Sheet
FINAL
SWITCHING CHARACTERISTICS
The switching characteristics given consist of output
delays, input setup requirements, and input hold re-
quirements. All switching characteristics are relative to
the CLK2 rising edge crossing the 2.0-V level.
Switching characteristic measurement is defined in
Figure 2. Inputs must be driven to the voltage levels in-
dicated by Figure 2 when switching characteristics are
measured. Output delays are specified with minimum
and maximum limits measured, as shown. The mini-
mum delay times are hold times provided to external
circuitry. Input setup and hold times are specified as
minimums, defining the smallest acceptable sampling
window. Within the sampling window, a synchronous
input signal must be stable for correct operation.
Outputs ADS, W/R, D/C, M/IO, LOCK, BHE, BLE,
A23–A1, HLDA, and SMIADS* only change at the be-
ginning of phase one. D15–D0 and SMI* write cycles
only change at the beginning of phase two. The
READY, HOLD, BUSY, ERROR, PEREQ, FLT, D15–
D0, IIBEN*, and SMIRDY* read cycles inputs are sam-
pled at the beginning of phase one. The NA, INTR,
NMI, and SMI* inputs are sampled at the beginning of
phase two.
* –
On Am386SXLV only; NC on Am386SX/SXL
Figure 2. Drive Levels and Measurement Points for Switching Characteristics
B
A
Valid
Output n
Valid
Output n+1
D
C
Valid
Input
B
A
Valid
Output n
Valid
Output n+1
D
C
Valid
Input
Max
Min
Max
Min
2 V
CLK2
(A23–A1, BHE, BLE,
ADS, M/IO, D/C,
W/R, LOCK, HLDA,
SMIADS*)
(NA, INTR, NMI, SMI*)
(READY, HOLD,
FLT, ERROR, BUSY,
PEREQ, D15–D0,
IIBEN*, SMIRDY*)
Legend: A–Maximum Output Delay Characteristic
B–Minimum Output Delay Characteristic
C–Minimum Input Setup Characteristic
D–Minimum Input Hold Characteristic
Tx
2
1
φ
φ
16305C–003
(D15–D0, SMI*)
Notes:
1. Input waveforms have tr
≤ 2.0 ns from 0.8 V–2.0 V (on Am386SXLV only).
2. On Am386SX/SXL, VT = 1.5; on Am386SXLV, VT = 1.0 V for VCC ≤ 3.6 V and 1.5 V for VCC > 3.6 V.
3. * = On Am386SXLV only.
VT
VT
VT
VT
VT
VT
VT
VT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com