Electronic Components Datasheet Search
  English  ▼

X  

LTC3129 Datasheet(PDF) 12 Page - Analog Devices

Part # LTC3129
Description  40V, 1A Synchronous Buck-Boost DC/DC Converter with Programmable Output Current
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC3129 Datasheet(HTML) 12 Page - Analog Devices

Back Button LTC3129 Datasheet HTML 8Page - Analog Devices LTC3129 Datasheet HTML 9Page - Analog Devices LTC3129 Datasheet HTML 10Page - Analog Devices LTC3129 Datasheet HTML 11Page - Analog Devices LTC3129 Datasheet HTML 12Page - Analog Devices LTC3129 Datasheet HTML 13Page - Analog Devices LTC3129 Datasheet HTML 14Page - Analog Devices LTC3129 Datasheet HTML 15Page - Analog Devices LTC3129 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 34 page
background image
LTC3114-1
12
Rev. D
For more information www.analog.com
OPERATION
LEDs, charging batteries, a wide compliance range cur-
rent source or just providing a well controlled current
limit, the LTC3114-1 programmable average output
current capability delivers high efficiency and maximum
flexibility. The output current limit level is independent of
operating mode, (buck or boost), and is active down to
approximately 2V on VOUT. Below 2V on VOUT, a secondary
foldback current limit circuit is activated to reduce power
dissipation. The desired average output current level is
programmed with a standard low wattage resistor from
PROG to ground. A low loss current sense resistor and
accurate current sense amplifier are integrated within the
IC, greatly simplifying the PCB layout and design. Factory
trimming of the output current limit offset and gain pro-
vide a high degree of accuracy, typically within ±5% of
the setpoint. The applications section provides details on
how to select the programming resistor, RPROG, for the
desired average output current level from the LTC3114-1.
PWM Mode Operation
If the MODE pin is high or if the load current on the con-
verter is high enough to command PWM mode opera-
tion with MODE low, the LTC3114-1 operates in a fixed
1.2MHz PWM mode using a current mode control loop.
PWM mode minimizes output voltage ripple and yields
a low noise switching frequency spectrum. A propri-
etary switching algorithm provides seamless transitions
between operating modes and eliminates discontinuities
in the average inductor current, inductor ripple current
and loop transfer function throughout all modes of oper-
ation. These advantages result in increased efficiency,
A
PLDO
BST1
CBST1
CBST2
L
BST2
PVIN
PVOUT
SW1
SW2
PLDO
PLDO
PLDO
LTC3114-1
PGND
PGND
31141 F01
B
D
C
Figure 1. Power Stage Schematic
improved loop stability and lower output voltage ripple
in comparison to the traditional buck-boost converter.
Figure 1 shows the topology of the LTC3114-1 power stage
which is comprised of four N-channel DMOS switches and
their associated gate drivers. In PWM mode operation
both switch pins transition on every cycle independent of
the input and output voltages. In response to the internal
control loop command, an internal pulse width modulator
generates the appropriate switch duty cycle to maintain
regulation of the output voltage.
When stepping down from a high input voltage to a lower
output voltage, the converter operates in buck mode and
switch D remains on for the entire switching cycle except
for the minimum switch low duration (typically 50ns).
During the switch low duration, switch C is turned on
which forces SW2 low and charges the flying capacitor,
CBST2. This ensures that the switch D gate driver power
supply rail on BST2 is maintained. The duty cycle of
switches A and B are adjusted by the PWM to maintain
output voltage regulation in buck mode.
If the input voltage is lower than the output voltage, the
converter operates in boost mode. Switch A remains on
for the entire switching cycle except for the minimum
switch low duration (typically 100ns). During the switch
low duration, switch B is turned on which forces SW1
low and charges the flying capacitor, CBST1. This ensures
that the switch A gate driver power supply rail on BST1
is maintained. The duty cycle of switches C and D are
adjusted by the PWM to maintain output voltage regula-
tion in boost mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com