Electronic Components Datasheet Search
  English  ▼

X  

ADRF6650 Datasheet(PDF) 52 Page - Analog Devices

Part # ADRF6650
Description  Dual Downconverter with DVGA and PLL/VCO, 450 MHz to 2700 MHz
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADRF6650 Datasheet(HTML) 52 Page - Analog Devices

Back Button ADRF6650 Datasheet HTML 48Page - Analog Devices ADRF6650 Datasheet HTML 49Page - Analog Devices ADRF6650 Datasheet HTML 50Page - Analog Devices ADRF6650 Datasheet HTML 51Page - Analog Devices ADRF6650 Datasheet HTML 52Page - Analog Devices ADRF6650 Datasheet HTML 53Page - Analog Devices ADRF6650 Datasheet HTML 54Page - Analog Devices ADRF6650 Datasheet HTML 55Page - Analog Devices ADRF6650 Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 61 page
background image
ADRF6650
Data Sheet
Rev. A | Page 52 of 61
Address: 0x120B, Reset: 0x01, Name: SYNTH
Enable Feedbac k Div ider
Pres c aler Selec t
1: Enable 2x Pres c aler.
0: Dis able 2x Pres c aler.
0
1
1
0
2
0
3
0
4
0
5
0
6
0
7
0
[ 7 :2 ] RES ERV ED
[ 0 ] EN _FBD IV ( R/W )
[ 1 ] P RE_S EL ( R/W )
Table 71. Bit Descriptions for SYNTH
Bits
Bit Name
Settings
Description
Reset
Access
[7:2]
RESERVED
Reserved.
0x0
R
1
PRE_SEL
Prescaler Select
0x0
R/W
0
Disable 2x Prescaler.
1
Enable 2x Prescaler.
0
EN_FBDIV
Enable Feedback Divider
0x1
R/W
Address: 0x120C, Reset: 0x03, Name: R_DIV
R Divider Word
0
1
1
1
2
0
3
0
4
0
5
0
6
0
7
0
[7] RESERVED
[6:0] R_DIV (R/W)
Table 72. Bit Descriptions for R_DIV
Bits
Bit Name
Settings
Description
Reset
Access
7
RESERVED
Reserved.
0x0
R
[6:0]
R_DIV
R Divider Word. Lower 8 bits of 10-bit reference R divider word.
0x3
R/W
Address: 0x120E, Reset: 0x04, Name: SYNTH_0
Reference Divide by 2
1: Reference Divide by 2 Enabled.
0: Reference Divide by 2 Dis abled.
Reference Doubler enable - Optionally
double-buffered
0
0
1
0
2
1
3
0
4
0
5
0
6
0
7
0
[7:4] RESERVED
[0] RDIV2_SEL (R/W)
[3] DOUBLER_EN (R/W)
[2:1] RESERVED
Table 73. Bit Descriptions for SYNTH_0
Bits
Bit Name
Settings
Description
Reset
Access
[7:4]
RESERVED
Reserved
0x0
R
3
DOUBLER_EN
Reference Doubler Enable, Optionally Double-Buffered
0x0
R/W
[2:1]
RESERVED
Reserved
0x2
R/W
0
RDIV2_SEL
Reference Divide by 2
0x0
R/W
0
Reference Divide by 2 Disabled
1
Reference Divide by 2 Enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com