Electronic Components Datasheet Search
  English  ▼

X  

PCM1820 Datasheet(PDF) 69 Page - Texas Instruments

Click here to check the latest version.
Part # PCM1820
Description  TLV320ADC3120 2-Channel, 768-kHz, Burr-BrownTM Audio ADC
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM1820 Datasheet(HTML) 69 Page - Texas Instruments

Back Button PCM1820 Datasheet HTML 65Page - Texas Instruments PCM1820 Datasheet HTML 66Page - Texas Instruments PCM1820 Datasheet HTML 67Page - Texas Instruments PCM1820 Datasheet HTML 68Page - Texas Instruments PCM1820 Datasheet HTML 69Page - Texas Instruments PCM1820 Datasheet HTML 70Page - Texas Instruments PCM1820 Datasheet HTML 71Page - Texas Instruments PCM1820 Datasheet HTML 72Page - Texas Instruments PCM1820 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 120 page
background image
Table 8-65. MST_CFG1 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
FS_RATE[3:0]
R/W
0100b
Programmed sample rate of the ASI bus (not used when the device
is configured in slave mode auto clock configuration).
0d = 7.35 kHz or 8 kHz
1d = 14.7 kHz or 16 kHz
2d = 22.05 kHz or 24 kHz
3d = 29.4 kHz or 32 kHz
4d = 44.1 kHz or 48 kHz
5d = 88.2 kHz or 96 kHz
6d = 176.4 kHz or 192 kHz
7d = 352.8 kHz or 384 kHz
8d = 705.6 kHz or 768 kHz
9d to 15d = Reserved; Don't use
3-0
FS_BCLK_RATIO[3:0]
R/W
1000b
Programmed BCLK to FSYNC frequency ratio of the ASI bus (not
used when the device is configured in slave mode auto clock
configuration).
0d = Ratio of 16
1d = Ratio of 24
2d = Ratio of 32
3d = Ratio of 48
4d = Ratio of 64
5d = Ratio of 96
6d = Ratio of 128
7d = Ratio of 192
8d = Ratio of 256
9d = Ratio of 384
10d = Ratio of 512
11d = Ratio of 1024
12d = Ratio of 2048
13d to 15d = Reserved; Don't use
8.6.2.15 ASI_STS Register (Address = 0x15) [Reset = 0xFF]
ASI_STS is shown in Figure 8-85 and described in Table 8-66.
Return to the Table 8-51.
This register s the ASI bus clock monitor status register
Figure 8-85. ASI_STS Register
7
6
5
4
3
2
1
0
FS_RATE_STS[3:0]
FS_RATIO_STS[3:0]
R-1111b
R-1111b
Table 8-66. ASI_STS Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
FS_RATE_STS[3:0]
R
1111b
Detected sample rate of the ASI bus.
0d = 7.35 kHz or 8 kHz
1d = 14.7 kHz or 16 kHz
2d = 22.05 kHz or 24 kHz
3d = 29.4 kHz or 32 kHz
4d = 44.1 kHz or 48 kHz
5d = 88.2 kHz or 96 kHz
6d = 176.4 kHz or 192 kHz
7d = 352.8 kHz or 384 kHz
8d = 705.6 kHz or 768 kHz
9d to 14d = Reserved status
15d = Invalid sample rate
www.ti.com
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
69
Product Folder Links: TLV320ADC3120



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com